ADS54J40 datasheet(66/88 Pages) TI2

66 / 88 page

ADS54J20

SBAS766B – MAY 2016 – REVISED JANUARY 2017

www.ti.com

Product Folder Links: ADS54J20

Submit Documentation Feedback

8.5.3.6 JESD Analog Page (6A00h) Registers

8.5.3.6.1

Registers 12h-5h (addresses = 12h-5h), JESD Analog Page (6A00h)

Figure 122. Register 12h

SEL EMP LANE 1

R/W-0h

W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 123. Register 13h

SEL EMP LANE 0

R/W-0h

W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 124. Register 14h

SEL EMP LANE 2

R/W-0h

W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Figure 125. Register 15h

SEL EMP LANE 3

R/W-0h

W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

Table 60. Registers 12h-15h Field Descriptions

Bit

Field

Type

Reset

Description

7-2

SEL EMP LANE x

(where x = 1, 0, 2, or 3)

R/W

These bits select the amount of de-emphasis for the JESD

output transmitter. The de-emphasis value in decibels (dB) is

measured as the ratio between the peak value after the signal

transition to the settled value of the voltage in one bit period.

000000 = 0 dB

000001 = –1 dB

000011 = –2 dB

000111 = –4.1 dB

001111 = –6.2 dB

011111 = –8.2 dB

111111 = –11.5 dB

1-0

W-0h

Must write 0

ADS54J40 Datasheet(PDF) 66 Page - Texas Instruments

ADS54J40 Datasheet(HTML) 66 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL