Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SRC4392IPFBT Datasheet(PDF) 80 Page - Texas Instruments

Part # SRC4392IPFBT
Description  Two-Channel, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver and Transmitter
PDF  95 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

SRC4392IPFBT Datasheet(HTML) 80 Page - Texas Instruments

Back Button SRC4392IPFBT Datasheet HTML 76Page - Texas Instruments SRC4392IPFBT Datasheet HTML 77Page - Texas Instruments SRC4392IPFBT Datasheet HTML 78Page - Texas Instruments SRC4392IPFBT Datasheet HTML 79Page - Texas Instruments SRC4392IPFBT Datasheet HTML 80Page - Texas Instruments SRC4392IPFBT Datasheet HTML 81Page - Texas Instruments SRC4392IPFBT Datasheet HTML 82Page - Texas Instruments SRC4392IPFBT Datasheet HTML 83Page - Texas Instruments SRC4392IPFBT Datasheet HTML 84Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 95 page
background image
SRC4392
SBFS029D – DECEMBER 2005 – REVISED DECEMBER 2012
www.ti.com
Register 2F: SRC Control Register 3
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
OWL1
OWL0
0
0
0
0
0
0
OWL[1:0]
SRC Output Word Length
These bits select the word length for the SRC output data. The word length reduction is
performed by utilizing triangular PDF dithering.
OWL1
OWL0
SRC Output Word Length
0
0
24 Bits (Default)
0
1
20 Bits
1
0
18 Bits
1
1
16 Bits
Note: When the SRC is selected as the output data source for Port A or B and the data format
for the port is set to Right-Justified, the proper word length must be selected in the Port A or B
control registers such that it matches the corresponding SRC output data word length set by the
OWL0 and OWL1 bits.
Register 30: SRC Control Register 4
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
AL7
AL6
AL5
AL4
AL3
AL2
AL1
AL0
These bits are utilized to configure the SRC digital output attenuation for the Left Channel when the TRACK bit
in register 0x2D is set to 0. The attenuation setting for the Left channel also applies to the Right channel when
TRACK bit in register 0x2D is set to 1.
Output Attenuation (dB) = –N × 0.5, where N = AL[7:0]DEC.
Register 31: SRC Control Register 5
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
AR7
AR6
AR5
AR4
AR3
AR2
AR1
AR0
These bits are utilized to configure the SRC digital output attenuation for the Right Channel when the TRACK
bit in register 0x2D is set to 0.
Output Attenuation (dB) = –N × 0.5, where N = AR[7:0]DEC.
Register 32: SRC Ratio Readback Register (Read-Only)
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0 (LSB)
SRI4
SRI3
SRI2
SRI1
SRI0
SRF10
SRF9
SRF8
80
Submit Documentation Feedback
Copyright © 2005–2012, Texas Instruments Incorporated
Product Folder Links: SRC4392



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com