| Electronic Components Datasheet Search |
|
STM32WBA62CGF6 Datasheet(PDF) 113 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WBA62CGF6 Datasheet(HTML) 113 Page - STMicroelectronics |
|
113 / 185 page ![]() DS14736 Rev 1 113/185 STM32WBA6xxx Electrical characteristics 169 Typical and maximum current consumption The MCU is put under the following conditions: • All I/O pins are in analog input mode • All peripherals are disabled, except when otherwise mentioned • The flash memory and SRAM access time is adjusted with the minimum wait states number, depending upon the fHCLK frequency (refer to tables in the reference manual). • When the peripherals are enabled fPCLKx = fHCLK1 • The voltage scaling is adjusted to fHCLK frequency as follows: – Voltage range 1 for 16 MHz < fHCLK1 ≤ 100 MHz and 12 MHz < fHCLK5 ≤ 32 MHz – Voltage range 2 for fHCLK1 ≤ 16 MHz and fHCLK5 ≤ 12 MHz The parameters given in Table 44 and Table 45 are evaluated by characterization under ambient temperature and supply voltage conditions summarized in Table 30. Table 44. Current consumption in Run modes on LDO, code with data processing running from flash memory, Cache ON (1-way), prefetch OFF, VDD = 3.3 V(1)(2)(3) Symbol Parameter Conditions Typ Unit - Voltage scaling fHCLK1 25 °C 55 °C 85 °C IDD(Run) Supply current in Run mode fHCLK1 = fHSI16 = 16 MHz Range 2 16 MHz 1.11 1.18 1.40 mA fHCLK1 = fHSE32 = 32 MHz Range 1 32 MHz 3.03 3.19 3.57 fHCLK1 = HSE32 + PLL > 32 MHz 100 MHz 7.76 7.94 8.35 1. Evaluated by characterization, not tested in production, unless otherwise specified. 2. Reduced code used for characterization. 3. All peripherals disabled, SRAM1 and SRAM2 enabled. Table 45. Current consumption in Run modes on SMPS, code with data processing running from flash memory, Cache ON (1-way), prefetch OFF, VDD = 3.3 V(1)(2)(3) Symbol Parameter Conditions Typ Unit - Voltage scaling fHCLK1 25 °C 55 °C 85 °C IDD(Run) Supply current in Run mode fHCLK1 = fHSI16 = 16 MHz Range 2 16 MHz 0.56 0.59 0.68 mA fHCLK1 = fHSE32 = 32 MHz Range 1 32 MHz 2.01 2.12 2.35 fHCLK1 = HSE32 + PLL > 32 MHz 100 MHz 4.40 4.53 4.77 1. Guaranteed by characterization results, unless otherwise specified. 2. Reduced code used for characterization results 3. All peripherals disabled, SRAM1 and SRAM2 enabled. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |