 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32WBA62CGF6 Datasheet(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WBA62CGF6 Datasheet(HTML) 42 Page - STMicroelectronics |
|
|
42 / 185 page  Functional overview STM32WBA6xxx 42/185 DS14736 Rev 1 Figure 6. Clock tree 3.13.1 RCC TrustZone security When the TrustZone security is activated by the TZEN option bit, the RCC is switched in TrustZone security mode. The RCC TrustZone security secures some RCC system configuration and peripheral configuration from being read or modified by nonsecure accesses: when a peripheral is secure, the related peripheral clock, reset, clock source selection and clock enable during low-power modes control bits are secure. MS56531V3 LSI1 RC ~32 kHz /1, 128 LSE OSC 32.768 kHz or 32.000 kHz LSCO to IWDG HSE OSC 32 MHz HSE CSS OSC_IN OSC_OUT HSI16 RC 16 MHz MCO /1 - 16 LSE CSS PLL1 /P /Q /M SYSCLK HSI16 HSI16ker HSE32 HSE32 pll1rclk pll1rclk lsesys LSI sysclkpre HSE32PRE HSI16 hclk1 APB1 PPRE1 /1,2,4,8,16 to CPU, AHB1, AHB2, flash, SRAM1, SRAM2 to CPU FCLK /8 to CPU system timer pclk1 pclk2 to TIM2, 3 to TIM1, 16, 17 to LPTIM2 kernel to LPUART1 kernel to ADC4 kernel to RTC and TAMP x1 or x2 to I2C4 kernel pclk1 SYSCLK HSI16ker HSI16ker HSI16ker pclk1 LSI lsesys pll1pclk SYSCLK pclk7 lsesys to 2.4 GHz RADIO sleep timer hclk5 to AHB5 to APB2 to APB1 to 2.4 GHz RADIO RF hclk1 to RNG kernel pll1qclk pll1rclk OSC32_IN OSC32_OUT LSI LSE lsesys xN LSI lsesys HSI16ker HSE32 to UART1 kernel HSI16ker SYSCLK pclk2 lsesys to UART2 kernel HSI16ker SYSCLK pclk1 lsesys to I2C3 kernel pclk7 SYSCLK HSI16ker to LPTIM1 kernel pclk7 HSI16ker LSI lsesys APB7 PPRE7 /1,2,4,8,16 pclk7 to APB7 SYSCLK HSI16 pll1pclk LSI lsesys pll1qclk to SPI3 kernel pclk7 HSI16ker to SPI1 kernel pclk2 HSI16ker SYSCLK pll1pclk pll1qclk to AHB4 APB2 PPRE2 /1,2,4,8,16 SYSCLK LSI2 RC 500 ppm (1) HSE32 HSE_RF HPRE /1,2,4,8,16 LSI to SAI1 kernel pll1pclk SYSCLK HSI16ker pll1qclk I2S_CKIN HSEPRE /1, 2 HPRE5 /1,2,3,4,6 HDIV5 /1,2 /R to 2.4 GHz RADIO kernel EN PLLRPRE SW, SWS system clock source control ref_ck hclk5 EN to I2C2 kernel pclk1 SYSCLK HSI16ker to I2C1 kernel pclk1 SYSCLK HSI16ker to SPI2 kernel pclk1 HSI16ker SYSCLK /2 pll1pclk pll1qclk to audio synch kernel to OTG_HS PHY kernel HSE32 pll1pclk HSE32/2 pll1pclk/2 OTGPHYPLLCLK to OTG_HS kernel to UART3 kernel HSI16ker SYSCLK pclk1 lsesys /1000 /32 HSI16 /4 x1 or x2 EN EN HSI16 HSI16ker |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
