MK50H28 datasheet(40/64 Pages) STMICROELECTRONICS

40 / 64 page

4.3.1.2 Receive Message Descriptor 0 (RMD0) For LMI Channel (Contimued)

BIT

NAME

DESCRIPTION

EOR

End Of Ring. Setting this bit to 1 indicates that this is the last descriptor in the ring.

Reserved. Must be written as zero.

ELF

End of Long Frame indicates that this is the last buffer used by the MK50H28 for this

frame. ELF=0 indicates that this buffer is one in a chain. ELF=1 indicates the end of the

buffer chain. ELF is set by the MK50H28. When not chaining, ELF will always be one.

11:09

LMI Frame

Type

Received

These bits define the type of frame received, as detailed in the following table:

Bit Encoding (MSB - LSB)

Frame Type

000

SVC Frame or Transparent Mode frame

001

Reserved

010

Full Status Enquiry frame

011

Status Enquiry frame (LIV only)

100

Asynchronous Status Frame

101

Update Status frame

110

Full Status frame

111

Status frame (LIV only)

FRER

Frame in Error Bit. This bit is valid only if RBFRS is set in CSR 2. This bit will be set by

the MK50H28 only if an aborted or a bad FCS frame is received.

07:00

RBADR

The High Order 8 address bits of the buffer pointed to by this descriptor. This field is

written by the Host and unchanged by MK50H28.

4.3.1.3 Receive Message Descriptor 1 (RMD1)

RBADR<15:00>

BIT

NAME

DESCRIPTION

15:01

RBADR

The low order 16 address bits of the receive buffer pointed to by this descriptor.

RBADR is written by the Host CPU and unchanged by MK50H28. The receive buffers

must be word aligned.

MK50H28

40/64

MK50H28 Datasheet(PDF) 40 Page - STMicroelectronics

MK50H28 Datasheet(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL