R5F2L3ACBNFP datasheet(183/848 Pages) RENESAS

183 / 848 page

REJ09B0441-0010 Rev.0.10

Jul 30, 2008

Page 147 of 809

Under development Preliminary specification

Specifications in this manual are tentative and subject to change.

10. Power Control

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group,

R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group

10.2.2

System Clock Control Register 1 (CM1)

Notes:

1. When the CM06 bit is set to 0, bits CM16 and CM17 are enabled.

2. When the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.

3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator

off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip

oscillator on). It remains unchanged even if 1 is written to it.

4. To use the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when the digital filter is used), set the CM14

bit to 0 (low-speed on-chip oscillator on).

5. To use P12_0 and P12_1 as input ports, set the CM13 bit to 0 (I/O ports), the CM05 bit in the CM0 register to 1

(XIN clock stops), and the CM07 bit to 1 (XCIN clock).

To use as external clock input, set the CM13 bit to 0 (I/O ports), the CM05 bit to 1 (XIN clock oscillates), the

CM07 bit to 0 (XIN clock). When the PD12_0 bit in the PD12 register is further set to 0 (input mode), an external

clock can be input. XOUT can be used as the input port P12_1 at this time.

6. When the CM10 bit is set to 1 (stop mode), the XOUT pin is held high while the CM13 bit is set to 1 (XIN-XOUT

pin).

7. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.

Address 0007h

Bit

b7b6b5

b4b3b2

b1b0

Symbol

CM17

CM16

—

CM14

CM13

CM12

CM11

CM10

After Reset

001

000

Bit

Symbol

Bit Name

Function

R/W

CM10

All clock stop control bit (2, 5)

0: Clock oscillates

1: All clocks stop (stop mode)

R/W

CM11

XIN-XOUT on-chip feedback resistor

select bit

0: On-chip feedback resistor enabled

1: On-chip feedback resistor disabled

R/W

CM12

XCIN-XCOUT on-chip feedback

resistor select bit

0: On-chip feedback resistor enabled

1: On-chip feedback resistor disabled

R/W

CM13

Port/XIN-XOUT switch bit (5, 6, 7)

0: I/O ports P12_0 and P12_1

1: XIN-XOUT pin

R/W

CM14

Low-speed on-chip oscillator

oscillation stop bit (3, 4)

0: Low-speed on-chip oscillator on

1: Low-speed on-chip oscillator off

R/W

—

Reserved bit

Set to 1.

R/W

CM16

System clock division select bit 1 (1)

b7 b6

0 0: No division mode

0 1: Divide-by-2 mode

1 0: Divide-by-4 mode

1 1: Divide-by-16 mode

R/W

CM17

R/W

R5F2L3ACBNFP Datasheet(PDF) 183 Page - Renesas Technology Corp

R5F2L3ACBNFP Datasheet(HTML) 183 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL