AX2000-1CS896 datasheet(86/226 Pages) ACTEL

86 / 226 page

Axcelerator Family FPGAs

2- 72

v2.7

Embedded Memory

The AX architecture provides extensive, high-speed

memory resources to the user. Each 4,608 bit block of

RAM contains its own embedded FIFO controller,

allowing the user to configure each block as either RAM

or FIFO.

To meet the needs of high performance designs, the

memory blocks operate in synchronous mode for both

read and write operations. However, the read and write

clocks are completely independent, and each may

operate up to and above 500 MHz.

No additional core logic resources are required to

cascade the address and data buses when cascading

different RAM blocks. Dedicated routing runs along each

column of RAM to facilitate cascading.

The AX memory block includes dedicated FIFO control

logic to generate internal addresses and external flag

logic (FULL, EMPTY, AFULL, AEMPTY). Since read and

write operations can occur asynchronously to one

another, special control circuitry is included to prevent

metastability, overflow, and underflow. A block diagram

of the memory module is illustrated in Figure 2-57.

During RAM operation, read (RA) and write (WA)

addresses are sourced by user logic and the FIFO

controller is ignored. In FIFO mode, the internal

addresses are generated by the FIFO controller and

routed to the RAM array by internal MUXes. Enables

with programmable polarity are provided to create

upper address bits for cascading up to 16 memory blocks.

When cascading memory blocks, the bussed signals WA,

WD, WEN, RA, RD, and REN are internally linked to

eliminate external routing congestion.

RAM

Each memory block consists of 4,608 bits that can be

organized as 128x36, 256x18, 512x9, 1kx4, 2kx2, or 4kx1

and are cascadable to create larger memory sizes. This

allows built-in bus width conversion (Table 2-85). Each

block has independent read and write ports which

enable simultaneous read and write operations.

Figure 2-57 • Axcelerator Memory Module

RA [K:0]

RD [(N-1):0]

REN

RCLK

WD [(M-1):0]

WA [J:0]

WEN

WCLK

PIPE

RW [2:0]

WW [2:0]

Table 2-85 • Memory Block WxD Options

Data-word (in bits)

Depth

Address Bus

Data Bus

4,096

RA/WA[11:0]

RD/WD[0]

2,048

RA/WA[10:0]

RD/WD[1:0]

1,024

RA/WA[9:0]

RD/WD[3:0]

512

RA/WA[8:0]

RD/WD[8:0]

256

RA/WA[7:0]

RD/WD[17:0]

128

RA/WA[6:0]

RD/WD[35:0]

AX2000-1CS896 Datasheet(PDF) 86 Page - Actel Corporation

AX2000-1CS896 Datasheet(HTML) 86 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL