AX2000-1CS896 datasheet(89/226 Pages) ACTEL

89 / 226 page

Axcelerator Family FPGAs

v2.7

2-75

Figure 2-60 • RAM Read Timing Waveforms

Table 2-88 • One RAM Block

Worst-Case Commercial Conditions VCCA = 1.425V, VCCI = 3.0V, TJ = 70°C

'–2' Speed

'–1' Speed

'Std' Speed

Parameter

Description

Min.

Max.

Min.

Max.

Min.

Max.

Units

Write Mode

tWDASU

Write Data Setup vs. WCLK

1.08

1.23

1.45

tWDAHD

Write Data Hold vs. WCLK

0.22

0.25

0.30

tWADSU

Write Address Setup vs. WCLK

1.08

1.23

1.45

tWADHD

Write Address Hold vs. WCLK

0.22

0.25

0.30

tWENSU

Write Enable Setup vs. WCLK

1.08

1.23

1.45

tWENHD

Write Enable Hold vs. WCLK

0.22

0.25

0.30

tWCKH

WCLK Minimum High Pulse Width

0.98

1.11

1.31

tWCLK

WCLK Minimum Low Pulse Width

1.15

1.30

1.53

tWCKP

WCLK Minimum Period

2.29

2.61

3.07

Read Mode

tRADSU

Read Address Setup vs. RCLK

0.81

0.92

1.08

tRADHD

Read Address Hold vs. RCLK

0.00

tRENSU

Read Enable Setup vs. RCLK

0.81

0.92

1.08

tRENHD

Read Enable Hold vs. RCLK

0.00

tRCK2RD1

RCLK-To-OUT (Pipelined)

1.39

1.59

1.86

tRCK2RD2

RCLK-To-OUT (Non-Pipelined)

2.62

2.98

3.5

tRCLKH

RCLK Minimum High Pulse Width

1.00

1.14

1.34

tRCLKL

RCLK Minimum Low Pulse Width

1.21

1.38

1.62

tRCKP

RCLK Minimum Period

2.42

2.76

3.24

RCLK

RA<11:0>, REN<4:0>

RD <35:0>

tRxxSU tRxxHD

tRCKP

tRCKH

tRCKL

tRCK2RD1

tRCK2RD2

AX2000-1CS896 Datasheet(PDF) 89 Page - Actel Corporation

AX2000-1CS896 Datasheet(HTML) 89 Page - Actel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL