| Electronic Components Datasheet Search |
|
EP2S30 Datasheet(PDF) 46 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP2S30 Datasheet(HTML) 46 Page - Altera Corporation |
|
46 / 238 page ![]() 2–38 Altera Corporation Stratix II Device Handbook, Volume 1 May 2007 TriMatrix Memory Figure 2–26. M-RAM Row Unit Interface to Interconnect Table 2–4 shows the input and output data signal connections along with the address and control signal input connections to the row unit interfaces (L0 to L5 and R0 to R5). LAB Row Interface Block M-RAM Block 16 Up to 28 datain_a[ ] addressa[ ] addr_ena_a renwe_a byteenaA[ ] clocken_a clock_a aclr_a M-RAM Block to LAB Row Interface Block Interconnect Region R4 and R24 Interconnects C4 Interconnect Direct Link Interconnects dataout_a[ ] Up to 16 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |