| Electronic Components Datasheet Search |
|
EP2S30 Datasheet(PDF) 68 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP2S30 Datasheet(HTML) 68 Page - Altera Corporation |
|
68 / 238 page ![]() 2–60 Altera Corporation Stratix II Device Handbook, Volume 1 May 2007 PLLs & Clock Networks Figure 2–40 shows a top-level diagram of the Stratix II device and PLL floorplan. Figure 2–40. PLL Locations Figures 2–41 and 2–42 shows the global and regional clocking from the fast PLL outputs and the side clock pins. FPLL7CLK FPLL10CLK FPLL9CLK CLK[8..11] FPLL8CLK CLK[3..0] 7 1 2 8 10 4 3 9 5 11 6 12 CLK[7..4] CLK[15..12] PLLs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |