Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP2S30 Datasheet(PDF) 95 Page - Altera Corporation

Part # EP2S30
Description  Stratix II Device Family
PDF  238 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2S30 Datasheet(HTML) 95 Page - Altera Corporation

Back Button EP2S30 Datasheet HTML 91Page - Altera Corporation EP2S30 Datasheet HTML 92Page - Altera Corporation EP2S30 Datasheet HTML 93Page - Altera Corporation EP2S30 Datasheet HTML 94Page - Altera Corporation EP2S30 Datasheet HTML 95Page - Altera Corporation EP2S30 Datasheet HTML 96Page - Altera Corporation EP2S30 Datasheet HTML 97Page - Altera Corporation EP2S30 Datasheet HTML 98Page - Altera Corporation EP2S30 Datasheet HTML 99Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 238 page
background image
Altera Corporation
2–87
May 2007
Stratix II Device Handbook, Volume 1
Stratix II Architecture
f
For more information on I/O standards supported by Stratix II I/O
banks, refer to the Selectable I/O Standards in Stratix II & Stratix II GX
Devices chapter in volume 2 of the Stratix II Device Handbook or the
Stratix II GX Device Handbook.
Stratix II devices contain eight I/O banks and four enhanced PLL external
clock output banks, as shown in Figure 2–57. The four I/O banks on the
right and left of the device contain circuitry to support high-speed
differential I/O for LVDS and HyperTransport inputs and outputs. These
banks support all Stratix II I/O standards except PCI or PCI-X I/O pins,
and SSTL-18 Class II and HSTL outputs. The top and bottom I/O banks
support all single-ended I/O standards. Additionally, enhanced PLL
external clock output banks allow clock output capabilities such as
differential support for SSTL and HSTL.
SSTL-2 Class I and II
Voltage-referenced
1.25
2.5
1.25
Notes to Table 2–16:
(1)
This I/O standard is only available on input and output column clock pins.
(2)
This I/O standard is only available on input clock pins and DQS pins in I/O banks 3, 4, 7, and 8, and output clock
pins in I/O banks 9,10, 11, and 12.
(3)
VCCIO is 3.3 V when using this I/O standard in input and output column clock pins (in I/O banks 9, 10, 11, and 12).
The clock input pins supporting LVDS on banks 3, 4, 7, and 8 use VCCINT for LVDS input operations and have no
dependency on the VCCIO level of the bank.
(4)
1.2-V HSTL is only supported in I/O banks 4,7, and 8.
Table 2–16. Stratix II Supported I/O Standards (Part 2 of 2)
I/O Standard
Type
Input Reference
Voltage (VREF) (V)
Output Supply
Voltage (VCCIO) (V)
Board Termination
Voltage (VTT) (V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com