AT90SCR100 datasheet(130/433 Pages) ATMEL

130 / 433 page

130

TPR0327AY–SMS–30Jan09

AT90SCR100

The OC1A/OC1B output is changed according to its COM1x1:0 bits setting. Note that the

FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the

COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear Timer

on Compare match (CTC) mode using OCR1A as TOP.

The FOC1A/FOC1B bits are always read as zero.

13.2.10.4

TCNT1H and TCNT1L –Timer/Counter1

The two Timer/Counter I/O locations (TCNT1H and TCNT1L, combined TCNT1) give direct

access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To

ensure that both the high and low bytes are read and written simultaneously when the CPU

accesses these registers, the access is performed using an 8-bit temporary High Byte Register

(TEMP). This temporary register is shared by all the other 16-bit registers. See “Accessing 16-bit

Registers” on page 107.

Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a com-

pare match between TCNT1 and one of the OCR1x Registers.

Writing to the TCNT1 Register blocks (removes) the compare match on the following timer clock

for all compare units.

Bit

141312

$000085

TCNT[15..8]

TCNT1H

$000084

TCNT [7..0]

TCNT1L

Bit

6543

Read/write

R/W

Initial value

0x00

0000

0x00

AT90SCR100 Datasheet(PDF) 130 Page - ATMEL Corporation