H5GQ1H24AFR-R0C datasheet(110/173 Pages) HYNIX

110 / 173 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.0 /Nov. 2009

110

H5GQ1H24AFR

5.18. COMMAND TRUTH TABLES

Notes:

1. CKE#n is the logic state of CKE# at clock edge n; CKE#n‐1 was the state of CKE# at the previous clock edge.

2. Current state is the state of the GDDR5 SGRAM immediately prior to clock edge n.

3. COMMANDn is the command registered at clock edge n, and ACTIONn is a result of COMMANDn.

4. All states and sequences not shown are illegal or reserved.

5. DESELECT or NOP commands should be issued on any clock edges occurring during the tXSRW period. A minimum of tLK is

needed for the PLL to lock before applying a READ or WRITE command if the PLL was disabled.

Table 28 Pin States During Power Down

LP2

State

EDC

WCK

‘Hold’

no WCK

High

DQ/DBI#

ODT

ADR/CMD

ODT

CKE#

ODT (Driven High by Controller)

WCK/WCK#

ODT

Table 29 Truth Table – CKE#

CKE#n‐1

CKE#n

CURRENT

STATE

COMMANDn

ACTIONn

NOTES

Power‐Down

Maintain Power‐Down

Self Refresh

Maintain Self Refresh

Power‐Down

DESELECT or NOP

Exit Power‐Down

Self Refresh

DESELECT or NOP

Exit Self Refresh

All Banks Idle

DESELECT or NOP

Precharge Power‐Down Entry

Bank(s) Active

DESELECT or NOP

Active Power‐Down Entry

All Banks Idle

REFRESH

Self Refresh Entry

See <Link>Table 30 and

<Link>Table 31

1, 2, 3

H5GQ1H24AFR-R0C Datasheet(PDF) 110 Page - Hynix Semiconductor

H5GQ1H24AFR-R0C Datasheet(HTML) 110 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL