AMPL138ZCE3 datasheet(37/268 Pages) TI

37 / 268 page

3.9.7

Serial Peripheral Interface Modules (SPI)

OMAP-L138 Low-Power Applications Processor

www.ti.com

SPRS586A – JUNE 2009 – REVISED AUGUST 2009

Table 3-10. Serial Peripheral Interface (SPI) Terminal Functions

SIGNAL

POWER

TYPE(1)

PULL(2)

DESCRIPTION

GROUP(3)

NAME

NO.

SPI0

SPI0_CLK / EPWM0A / GP1[8] / MII_RXCLK

D19

CP[7]

SPI0 clock

SPI0_ENA / EPWM0B / PRU0_R30[6] / MII_RXDV

C17

CP[7]

SPI0 enable

SPI0_SCS[0] / TM64P1_OUT12 / GP1[6] / MDIO_D / TM64P1_IN12

D17

CP[10]

SPI0_SCS[1] / TM64P0_OUT12 / GP1[7] / MDIO_CLK /

E16

CP[10]

TM64P0_IN12

SPI0_SCS[2] / UART0_RTS / GP8[1] / MII_RXD[0] /SATA_CP_DET

D16

CP[9]

SPI0 chip selects

SPI0_SCS[3] / UART0_CTS / GP8[2] / MII_RXD[1] /

E17

CP[9]

SATA_MP_SWITCH

SPI0_SCS[4] / UART0_TXD / GP8[3] / MII_RXD[2]

D18

CP[8]

SPI0_SCS[5] / UART0_RXD / GP8[4] / MII_RXD[3]

C19

CP[8]

SPI0 data

SPI0_SIMO / EPWMSYNCO / GP8[5] / MII_CRS

C18

I/O/Z

CP[7]

slave-in-master-out

SPI0 data

SPI0_SOMI / EPWMSYNCI / GP8[6] / MII_RXER

C16

I/O/Z

CP[7]

slave-out-master-in

SPI1

SPI1_CLK / GP2[13]

G19

CP[15]

SPI1 clock

SPI1_ENA / GP2[12]

H16

CP[15]

SPI1 enable

SPI1_SCS[0] / EPWM1B / PRU0_R30[8] / GP2[14] / TM64P3_IN12

E19

CP[14]

SPI1_SCS[1] / EPWM1A / PRU0_R30[7] / GP2[15] / TM64P2_IN12

F18

CP[14]

SPI1_SCS[2] / UART1_TXD /SATA_CP_POD /GP1[0]

F19

CP[13]

SPI1_SCS[3] / UART1_RXD /SATA_LED /GP1[1]

E18

CP[13]

SPI1 chip selects

SPI1_SCS[4] / UART2_TXD /I2C1_SDA /GP1[2]

F16

CP[12]

SPI1_SCS[5] / UART2_RXD /I2C1_SCL /GP1[3]

F17

CP[12]

SPI1_SCS[6] / I2C0_SDA / TM64P3_OUT12 / GP1[4]

G18

CP[11]

SPI1_SCS[7] / I2C0_SCL / TM64P2_OUT12 / GP1[5]

G16

CP[11]

SPI1 data

SPI1_SIMO / GP2[10]

G17

I/O/Z

CP[15]

slave-in-master-out

SPI1 data

SPI1_SOMI / GP2[11]

H17

I/O/Z

CP[15]

slave-out-master-in

(1)

I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the signal name

highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured

function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different

types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2)

IPD = Internal Pulldown resistor; IPU = Internal Pullup resistor; CP[n] = configurable pull-up/pull-down (where n is the pin group) using

the PUPDENA and PUPDSEL registers in the System Module. The pull-up and pull-down control of these pins is not active until the

device is out of reset. During reset, all of the pins associated with these registers are weakly pulled down. If the application requires a

pull-up, an external pull-up can be used.

(3)

This signal is part of a dual-voltage IO group (A, B or C). These groups can be operated at 3.3V or 1.8V nominal. The three groups can

be operated at independent voltages but all pins withina group will operate at the same voltage. Group A operates at the voltage of

power supply DVDD3318_A. Group B operates at the voltage of power supply DVDD3318_B. Group C operates at the voltage of power

supply DVDD3318_C.

Submit Documentation Feedback

Device Overview

AMPL138ZCE3 Datasheet(PDF) 37 Page - Texas Instruments

AMPL138ZCE3 Datasheet(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL