AMPL138ZCE3 datasheet(55/268 Pages) TI

55 / 268 page

3.9.20

Liquid Crystal Display Controller(LCD)

OMAP-L138 Low-Power Applications Processor

www.ti.com

SPRS586A – JUNE 2009 – REVISED AUGUST 2009

Table 3-23. Liquid Crystal Display Controller (LCD) Terminal Functions

SIGNAL

POWER

TYPE(1)

PULL(2)

DESCRIPTION

GROUP(3)

NAME

NO.

VP_DOUT[15] / LCD_D[15] / UPP_XD[7] / GP7[7] / BOOT[7]

I/O

CP[29]

VP_DOUT[14] / LCD_D[14] / UPP_XD[6] / GP7[6] / BOOT[6]

I/O

CP[29]

VP_DOUT[13] / LCD_D[13] / UPP_XD[5] / GP7[5] / BOOT[5]

I/O

CP[29]

VP_DOUT[12] / LCD_D[12] / UPP_XD[4] / GP7[4] / BOOT[4]

I/O

CP[29]

VP_DOUT[11] / LCD_D[11] / UPP_XD[3] / GP7[3] / BOOT[3]

I/O

CP[29]

VP_DOUT[10] / LCD_D[10] / UPP_XD[2] / GP7[2] / BOOT[2]

I/O

CP[29]

VP_DOUT[9] / LCD_D[9] / UPP_XD[1] / GP7[1] / BOOT[1]

I/O

CP[29]

VP_DOUT[8] / LCD_D[8] / UPP_XD[0] / GP7[0] / BOOT[0]

I/O

CP[29]

VP_DOUT[7] / LCD_D[7] / UPP_XD[15] / GP7[15] /

I/O

CP[28]

PRU1_R31[15]

LCD data bus

VP_DOUT[6] / LCD_D[6] / UPP_XD[14] / GP7[14] /

I/O

CP[28]

PRU1_R31[14]

VP_DOUT[5] / LCD_D[5] / UPP_XD[13] / GP7[13] /

I/O

CP[28]

PRU1_R31[13]

VP_DOUT[4] / LCD_D[4] / UPP_XD[12] / GP7[12] /

I/O

CP[28]

PRU1_R31[12]

VP_DOUT[3] / LCD_D[3] / UPP_XD[11] / GP7[11] /

I/O

CP[28]

PRU1_R31[11]

VP_DOUT[2] / LCD_D[2] / UPP_XD[10] / GP7[10] /

I/O

CP[28]

PRU1_R31[10]

VP_DOUT[1] / LCD_D[1] / UPP_XD[9] / GP7[9] / PRU1_R31[9]

I/O

CP[28]

VP_DOUT[0] / LCD_D[0] / UPP_XD[8] / GP7[8] / PRU1_R31[8]

I/O

CP[28]

MMCSD1_DAT[7] / LCD_PCLK / PRU1_R30[7] / GP8[11]

CP[31]

LCD pixel clock

MMCSD1_DAT[5] / LCD_HSYNC / PRU1_R30[5] / GP8[9] /

CP[31]

LCD horizontal sync

PRU1_R31[6]

MMCSD1_DAT[4] / LCD_VSYNC / PRU1_R30[4] / GP8[8] /

CP[31]

LCD vertical sync

PRU1_R31[5]

LCD AC bias enable chip

LCD_AC_ENB_CS / GP6[0]/ / PRU1_R31[28]

CP[31]

select

MMCSD1_DAT[6] / LCD_MCLK / PRU1_R30[6] / GP8[10] /

CP[31]

LCD memory clock

PRU1_R31[7]

(1)

I = Input, O = Output, I/O = Bidirectional, Z = High impedance, PWR = Supply voltage, GND = Ground, A = Analog signal.

Note: The pin type shown refers to the input, output or high-impedance state of the pin function when configured as the signal name

highlighted in bold. All multiplexed signals may enter a high-impedance state when the configured function is input-only or the configured

function supports high-Z operation. All GPIO signals can be used as input or output. For multiplexed pins where functions have different

types (ie., input versus output), the table reflects the pin function direction for that particular peripheral.

(2)

IPD = Internal Pulldown resistor; IPU = Internal Pullup resistor; CP[n] = configurable pull-up/pull-down (where n is the pin group) using

the PUPDENA and PUPDSEL registers in the System Module. The pull-up and pull-down control of these pins is not active until the

device is out of reset. During reset, all of the pins associated with these registers are weakly pulled down. If the application requires a

pull-up, an external pull-up can be used.

(3)

This signal is part of a dual-voltage IO group (A, B or C). These groups can be operated at 3.3V or 1.8V nominal. The three groups can

be operated at independent voltages but all pins withina group will operate at the same voltage. Group A operates at the voltage of

power supply DVDD3318_A. Group B operates at the voltage of power supply DVDD3318_B. Group C operates at the voltage of power

supply DVDD3318_C.

Submit Documentation Feedback

Device Overview

AMPL138ZCE3 Datasheet(PDF) 55 Page - Texas Instruments

AMPL138ZCE3 Datasheet(HTML) 55 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL