| Electronic Components Datasheet Search |
|
AMPL138ZCE3 Datasheet(PDF) 71 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AMPL138ZCE3 Datasheet(HTML) 71 Page - Texas Instruments |
|
71 / 268 page ![]() 5.3 Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating OMAP-L138 Low-Power Applications Processor www.ti.com SPRS586A – JUNE 2009 – REVISED AUGUST 2009 Junction Temperature (Unless Otherwise Noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Low/full speed: 2.8 USB0_VDDA33 V USB0_DM and USB0_DP High speed: 360 440 mV USB_DM and USB_DP Low/full speed: 2.8 USB1_VDDA33 V VOH USB1_DM and USB1_DP DVDD = 3.15V, IOH = -4 mA 2.4 V High-level output voltage (dual-voltage LVCMOS IOs at 3.3V)(1) DVDD = 3.15V, IOH = -100 µA 2.95 V High-level output voltage DVDD = 1.65V, IOH = -2 mA DVDD-0.45 V (dual-voltage LVCMOS IOs at 1.8V)(1) Low/full speed: 0.0 0.3 V USB_DM and USB_DP High speed: -10 10 mV USB_DM and USB_DP VOL DVDD = 3.15V, IOL = 4mA 0.4 V Low-level output voltage (dual-voltage LVCMOS I/Os at 3.3V) DVDD = 3.15V, IOL = 100 µA 0.2 V Low-level output voltage DVDD = 1.65V, IOL = 2mA 0.45 V (dual-voltage LVCMOS I/Os at 1.8V) VI = VSS to DVDD without opposing ±9 µA internal resistor Input current(1) VI = VSS to DVDD with opposing II (2) 70 310 µA (dual-voltage LVCMOS I/Os) internal pullup resistor (3) VI = VSS to DVDD with opposing -75 -270 µA internal pulldown resistor (3) High-level output current(1) IOH All peripherals -6 mA (dual-voltage LVCMOS I/Os) Low-level output current(1) IOL All peripherals 6 mA (dual-voltage LVCMOS I/Os) Input capacitance (dual-voltage LVCMOS) 3 pF Capacit Output capacitance (dual-voltage ance 3 pF LVCMOS) (1) These IO specifications apply to the dual-voltage IOs only and do not apply to DDR2/mDDR or SATA interfaces. DDR2/mDDR IOs are 1.8V IOs and adhere to the JESD79-2A standard. (2) II applies to input-only pins and bi-directional pins. For input-only pins, II indicates the input leakage current. For bi-directional pins, II indicates the input leakage current and off-state (Hi-Z) output leakage current. (3) Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor. Submit Documentation Feedback Device Operating Conditions 71 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |