AMPL138ZCE3 datasheet(10/268 Pages) TI

10 / 268 page

Device Overview

3.1 Documentation Support

3.1.1

Related Documentation From Texas Instruments

3.2 Device Characteristics

OMAP-L138 Low-Power Applications Processor

SPRS586A – JUNE 2009 – REVISED AUGUST 2009

www.ti.com

The following documents are available on the Internet at www.ti.com. Tip: Enter the literature number in

the search box provided at www.ti.com.

DSP Reference Guides

SPRUG82

TMS320C674x DSP Cache User's Guide. Explains the fundamentals of memory caches

and describes how the two-level cache-based internal memory architecture in the

TMS320C674x digital signal processor (DSP) can be efficiently used in DSP applications.

Shows how to maintain coherence with external memory, how to use DMA to reduce

memory latencies, and how to optimize your code to improve cache efficiency. The internal

memory architecture in the C674x DSP is organized in a two-level hierarchy consisting of a

dedicated program cache (L1P) and a dedicated data cache (L1D) on the first level.

Accesses by the CPU to the these first level caches can complete without CPU pipeline

stalls. If the data requested by the CPU is not contained in cache, it is fetched from the next

lower memory level, L2 or external memory.

SPRUFE8

TMS320C674x DSP CPU and Instruction Set Reference Guide. Describes the CPU

architecture, pipeline, instruction set, and interrupts for the TMS320C674x digital signal

processors (DSPs). The C674x DSP is an enhancement of the C64x+ and C67x+ DSPs with

added functionality and an expanded instruction set.

SPRUFK5

TMS320C674x DSP Megamodule Reference Guide. Describes the TMS320C674x digital

signal processor (DSP) megamodule. Included is a discussion on the internal direct memory

access (IDMA) controller, the interrupt controller, the power-down controller, memory

protection, bandwidth management, and the memory and cache.

SPRUFK9

TMS320C674x/OMAP-L1x Processor Peripherals Overview Reference Guide. Provides

an overview and briefly describes the peripherals available on the device.

Table 3-1 provides an overview of the device. The table shows significant features of the device, including

the capacity of on-chip RAM, peripherals, and the package type with pin count.

Device Overview

Submit Documentation Feedback

AMPL138ZCE3 Datasheet(PDF) 10 Page - Texas Instruments