Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SPMCK16Z4MPV20 Datasheet(PDF) 397 Page - Freescale Semiconductor, Inc

Part # SPMCK16Z4MPV20
Description  M68HC16Z Series
PDF  500 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SPMCK16Z4MPV20 Datasheet(HTML) 397 Page - Freescale Semiconductor, Inc

Back Button SPMCK16Z4MPV20 Datasheet HTML 393Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 394Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 395Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 396Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 397Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 398Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 399Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 400Page - Freescale Semiconductor, Inc SPMCK16Z4MPV20 Datasheet HTML 401Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 397 / 500 page
background image
M68HC16 Z SERIES
REGISTER SUMMARY
USER’S MANUAL
D-23
D.3 Standby RAM Module
Table D-19 shows the SRAM address map.
D.3.1 RAM Module Configuration Register
STOP — Low-Power Stop Mode Enable
0 = SRAM operates normally.
1 = SRAM enters low-power stop mode.
This bit controls whether SRAM operates normally or enters low-power stop mode. In
low-power stop mode, the array retains its contents, but cannot be read or written. This
bit can be read or written at any time.
RLCK — RAM Base Address Lock
0 = SRAM base address registers can be written.
1 = SRAM base address registers are locked and cannot be modified.
RLCK defaults to zero on reset; it can be written once to a one, and may be read at
any time.
RASP[1:0] — RAM Array Space
The RASP field limits access to the SRAM array in microcontrollers that support sep-
arate user and supervisor operating modes. RASP1 has no effect because the CPU16
operates in supervisor mode only. This bit may be read or written at any time. Refer to
Table D-20.
Table D-19 SRAM Address Map
Address1
NOTES:
1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.
15
0
$YFFB00
RAM Module Configuration Register (RAMMCR)
$YFFB02
RAM Test Register (RAMTST)
$YFFB04
RAM Array Base Address Register High (RAMBAH)
$YFFB06
RAM Array Base Address Register Low (RAMBAL)
RAMMCR — RAM Module Configuration Register
$YFFB00
15
11
9
8
0
STOP
0
0
0
RLCK
0
RASP[1:0]
NOT USED
RESET:
1
0
0
0
0
0
1
1
Table D-20 SRAM Array Address Space Type
RASP[1:0]
Space
X0
Program and data accesses
X1
Program access only
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com