Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FIP4F8S Datasheet(PDF) 18 Page - Fuji Electric

Part # FIP4F8S
Description  Fuji Switching Power Control IC
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJI [Fuji Electric]
Direct Link  http://www.fujielectric.co.jp/eng/fdt/scd
Logo FUJI - Fuji Electric

FIP4F8S Datasheet(HTML) 18 Page - Fuji Electric

Back Button FIP4F8S Datasheet HTML 14Page - Fuji Electric FIP4F8S Datasheet HTML 15Page - Fuji Electric FIP4F8S Datasheet HTML 16Page - Fuji Electric FIP4F8S Datasheet HTML 17Page - Fuji Electric FIP4F8S Datasheet HTML 18Page - Fuji Electric FIP4F8S Datasheet HTML 19Page - Fuji Electric FIP4F8S Datasheet HTML 20Page - Fuji Electric FIP4F8S Datasheet HTML 21Page - Fuji Electric FIP4F8S Datasheet HTML 22Page - Fuji Electric Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 33 page
background image
AN-087E Rev.1.0
April-2011
18
FA5526/5527/5528/5536/5537/5538
Fuji Electric Co., Ltd.
http://www.fujielectric.co.jp/products/semiconductor/
(5) Minimum ON pulse width
As described in “(4) Blanking,” the input voltage at the
IS pin is ignored during a blanking period right after
turn-on. Consequently, the sum of blanking time and
output delay time (100ns) is the minimum ON pulse
width at the OUT pin of the IC. The minimum ON pulse
width for FA5526/36, FA5527/37 and FA5528/38 are
300ns, 500ns and 700ns, respectively.
In addition, a dedicated comparator is incorporated not
to generate pulses at no load.
When FB pin voltage is below 0.28V or CS pin voltage
is below 0.68V, the output of the comparator is inverted
and a clear signal “CLR” is input to the blanking circuit.
Then, the blanking circuit will not output a set signal and
no set signals will be input to PMW latch (F.F.), keeping
the output voltage low.
(See “9-(14) Timing chart.”)
(6) Slope compensation
In the current mode control, subharmonic oscillation
may
occur at a continuous current mode operation with
a duty cycle of 50% or more.
To avoid this, FA5526/36, FA5527/37 and FA5528/38
have built-in slope compensation circuits.
For details of subharmonic oscillation phenomenon
and slope compensation effect, see p.32.
As shown in Fig.9, slope compensation is achieved by
a input of FB pin voltage to the current comparator (IS
comp.), which subtracted ramp signal generated from
oscillator passing through slope generator.
Therefore, the threshold voltage at the FB pin
gradually decreases with time within each switching
cycle as shown in Fig.10 even when voltages at the FB
pin and CS pin are constant.
(See “9-(14) Timing chart.”)
5V Reg.
20k
60k
7.4k
3
IS comp.
0.52V
1Meg
5pF
VCO
Q
OSC
SLOPE
GENERATOR
Σ
-
+
( CS pin voltage ) / 4
Ramp Signal
2
FB
IS
Rs
Fig.9
Slope compensation circuit
Fig.10
Slope compensation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com