 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETX15VE Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX15VE Datasheet(HTML) 23 Page - Texas Instruments |
|
|
23 / 113 page  TNETX15VE VLAN-ENGINE ADDRESS-LOOKUP DEVICE SPWS028B – APRIL 1997 – REVISED SEPTEMBER 1997 23 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 mode-control status register, control at 0x08–0x09 (DIO) BYTE 1 BYTE 0 BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET LOAD START INITD NEEPM NAUTO Reserved NIOB Reserved NCRC MIRR Reserved Initial Values After Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Values With No EEPROM Detected 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 Values When Auto-Loading Fails 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 The control register is automatically loaded from an EEPROM when the RESET terminal is asserted low, when the DIO address high register is written with 0x40, or when the LOAD bit is set. Only selected bits in this register are loaded from the EEPROM. RESET and LOAD bits are not loaded to prevent automatic loading loops. The two status bits, INITD and NEEPM, also are not loadable. If automatic loading fails due to EEPROM malfunction or CRC error, the control register RESET bit is set. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
