Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LM4935RLEVAL Datasheet(PDF) 17 Page - Texas Instruments

Part # LM4935RLEVAL
Description  Audio Power Amplifier Series Audio Sub-System with Dual-Mode Stereo Headphone & Mono High Efficiency Loudspeaker Amplifiers and Multi-Purpose
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LM4935RLEVAL Datasheet(HTML) 17 Page - Texas Instruments

Back Button LM4935RLEVAL Datasheet HTML 13Page - Texas Instruments LM4935RLEVAL Datasheet HTML 14Page - Texas Instruments LM4935RLEVAL Datasheet HTML 15Page - Texas Instruments LM4935RLEVAL Datasheet HTML 16Page - Texas Instruments LM4935RLEVAL Datasheet HTML 17Page - Texas Instruments LM4935RLEVAL Datasheet HTML 18Page - Texas Instruments LM4935RLEVAL Datasheet HTML 19Page - Texas Instruments LM4935RLEVAL Datasheet HTML 20Page - Texas Instruments LM4935RLEVAL Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 91 page
background image
CLK
SDI
TSPISETENB
TSPIHOLDD
TSPISETD
TSPICH
TSPIT
TSPICL
TSPIHOLDENB
TEST_MODE/CS
SDI
15
14
CLK
Ignored
8
Address
SAR Data
GPIO2
4
1
11
TEST_MODE/CS
SDI
15
14
0
1
CLK
7
8
Register Address
Write Data
TEST_MODE/CS
LM4935, LM4935RLEVAL
www.ti.com
SNAS296D – OCTOBER 2005 – REVISED MARCH 2006
5
Data Hold Time (Output direction, delay generated by LM4935)
300
900
ns
5
Data Hold Time (Input direction, delay generated by the Master)
0
900
ns
6
Data Setup Time
100
ns
7
Rise Time of SDA and SCL
20+0.1Cb
300
ns
8
Fall Time of SDA and SCL
15+0.1Cb
300
ns
9
Set-up Time for STOP condition
600
ns
10
Bus Free Time between a STOP and a START Condition
1.3
µs
Cb
Capacitive Load for Each Bus Line
10
200
pF
Method 2. SPI/Microwire Control/3–wire Control
The LM4935 can be controlled via a three wire interface consisting of a clock, data and an active low
chip_select. To use this control method connect SPI_MODE to BB_VDD and use TEST_MODE/CS as the
chip_select as follows:
Figure 4-6. SPI Write Transaction
If the application requires read access to the register set; for example to determine the cause of an
interrupt request or to read back a SAR data field, the GPIO2 pin can be configured as an SPI format
serial data output by setting the GPIO_SEL in the GPIO configuration register (0x1Ah) to SPI_SDO. To
perform a read rather than a write to a particular address the MSB of the register address field is set to a
1, this effectively mirrors the contents of the register field to read-only locations above 0x80h:
Figure 4-7. SPI Read Transaction
Figure 4-8. SPI Timing - Three Wire Mode Write Bus Timing
Copyright © 2005–2006, Texas Instruments Incorporated
Application Information
17
Submit Documentation Feedback
Product Folder Links: LM4935 LM4935RLEVAL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com