Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM0020 Datasheet(PDF) 38 Page - STMicroelectronics

Part # PM0020
Description  STR91xFA Flash programming manual
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0020 Datasheet(HTML) 38 Page - STMicroelectronics

Back Button PM0020 Datasheet HTML 34Page - STMicroelectronics PM0020 Datasheet HTML 35Page - STMicroelectronics PM0020 Datasheet HTML 36Page - STMicroelectronics PM0020 Datasheet HTML 37Page - STMicroelectronics PM0020 Datasheet HTML 38Page - STMicroelectronics PM0020 Datasheet HTML 39Page - STMicroelectronics PM0020 Datasheet HTML 40Page - STMicroelectronics PM0020 Datasheet HTML 41Page - STMicroelectronics PM0020 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 87 page
background image
STR91xFA Flash memory
PM00020
38/87
1.15.6
FMI status register (FMI_SR)
Address Offset: 5400 001Ch
Reset value: 0000 0000h
Bit 5
Reserved, always read as 0
Bit 4
NBBEN: Flash Non Boot Bank enable
This bit is set and cleared by software. It enables/disables Flash Non Boot bank.
0: Disabled
1: Enabled.
Bit 3
BBEN: Flash Boot Bank enable
This bit is set and cleared by software. It enables/disables Flash Boot bank.
0: Disabled
1: Enabled
Bits 2:0
Reserved, always read as 0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
PFQ
BCEN
OM
Res.
B1ERR
B0ERR
r
rc_w1
rc_w1
rc_w1
Bits 31:5
Reserved, always read as 0
Bit 4
PFQBCEN: PFQBCEN Status
This bit is set and cleared by harware.
0: PFQ/BC disabled (bypassed)
1: PFQ/BC enabled
Bit 3
OM: Out of Memory error
This bit is set by hardware and cleared by software writing 1. It indicates that an
access was made outside the configured memory area. An interrupt is generated if
the OMIE bit in the FMI_CR regsiter is set.
0: No OM error
1: An Out of Memory error occurred
Bit 2
Reserved, always read as 0
Bit 1
B1ERR: Flash Bank 1 error
This bit is set by hardware and cleared by software writing 1. It indicates that an
access was made to Bank 1 while it was disabled. An interrupt is generated if the
BERRIE bit in the FMI_CR register is set.
0: No B1ERR error
1: A Flash Bank 1 error occurred
Bit 0
B0ERR: Flash Bank 0 error
This bit is set by hardware and cleared by software writing 1. It indicates that an
access was made to Bank 0 while it was disabled. An interrupt is generated if the
BERRIE bit in the FMI_CR register is set.
0: No B0ERR error
1: A Flash Bank 0 error occurred



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com