AN4617 datasheet(20/26 Pages) STMICROELECTRONICS

20 / 26 page

Peripheral migration

AN4617

20/26

DocID027161 Rev 1

Table 16. PWR differences between STM32F0 and STM32L0 series

PWR

STM32F0x1/2 series

STM32F0x8 series

STM32L0 series

Power

supplies

–VDD = 2.0 to 3.6 V: external

power supply for I/Os and the

internal regulator. Provided

externally through VDD pins.

–VSSA, VDDA = 2.0 to 3.6 V:

external analog power

supplies for ADC, DAC,

Reset blocks, RCs and PLL.

–VBAT = 1.65 to 3.6 V: power

supply for RTC, external

clock 32 kHz oscillator and

backup registers (through

power switch) when VDD is

not present.

– VDDIO2 = 1.65 to 3.6 V

independent IO supply rail

powering USB as well

–VDD = 1.8 V +/- 8%: external

power supply for I/Os.

Provided externally through

VDD pins.

–VSSA, VDDA = 1.65 to 3.6 V:

external analog power

supplies for ADC, DAC,

Reset blocks, RCs and PLL.

–VBAT = 1.65 to 3.6 V: power

supply for RTC, external

clock 32 kHz oscillator and

backup registers (through

power switch) when VDD is

not present.

– VDDIO2 = 1.65 to 3.6 V

independent I/O supply rail

powering USB as well

–VDD = 1.8 to 3.6 V (with BOR

- else from 1.65 V): external

power supply for I/Os and the

internal regulator. Provided

externally through VDD pins.

–VSSA, VDDA = 1.8 to 3.6 V

(with BOR - else from

1.65 V): external analog

power supplies for ADC,

DAC, reset blocks, RC

oscillators and PLL.

– External VREF+ available on

TFBGA64 and 100 pin

packages only (otherwise

bonded to VDDA)

– VLCD 2.5 - 3.6 V external

power supply (else internal

embedded step-up converter)

– VDD_USB 3.0 - 3.6 V

Voltage

regulator

Feeds 1.8 V domain:

– Run mode: Core, memories,

digital parts

– Stop mode: Preserving

internal RAM & registers

content

– Standby mode: switched off

Not available

(regulator bypassed)

The regulator output voltage

(VCORE) can be programmed

by software to three different

ranges within 1.2 - 1.8 V

(dynamic voltage scaling)

– Run mode: Core, memories,

digital parts

– LPR mode: VCORE domain,

preserving the contents of the

registers and internal

SRAM

– Stop mode: Preserving

internal RAM & registers

content

– Standby mode: switched off

Battery

backup

domain

– Backup registers

–RTC

–LSE

– RCC Backup Domain Control

– Backup registers

–RTC

–LSE

– RCC Backup Domain Control

Not available - RTC contains 5

backup data registers (20

bytes)

Power supply

supervisor

Integrated POR / PDR circuitry

Programmable voltage detector

(PVD) of VDD

Controlled externally through

the dedicated NPOR pin.

Integrated POR/ PDR - BOR

circuitry

Programmable voltage detector

(PVD) of VDD & VDDA

AN4617 Datasheet(PDF) 20 Page - STMicroelectronics

AN4617 Datasheet(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

Datasheet Download

Link URL