AN4661 datasheet(22/33 Pages) STMICROELECTRONICS

22 / 33 page

Debug management

AN4661

22/33

DocID027559 Rev 1

5.3.1

SWJ debug port pins

Five pins are used as outputs from the STM32F746xx/STM32F756xx for the SWJ-DP as

alternate functions of general-purpose I/Os. These pins are available on all packages.

5.3.2

Flexible SWJ-DP pin assignment

After RESET (SYSRESETn or PORESETn), all five pins used for the SWJ-DP are assigned

as dedicated pins immediately usable by the debugger host (note that the trace outputs are

not assigned except if explicitly programmed by the debugger host).

However, the STM32F746xx/STM32F756xx devices offer the possibility of disabling some

or all of the SWJ-DP ports and so, of releasing the associated pins for general-purpose IO

(GPIO) usage.

Table 6 shows the different possibilities to release some pins.

For more details on how to disable SWJ-DP port pins, please refer to RM0385 I/O pin

alternate function multiplexer and mapping section.

Table 5. SWJ debug port pins

SWJ-DP pin name

JTAG debug port

SW debug port

assignment

Type

Description

Type

Debug assignment

JTMS/SWDIO

JTAG test mode

Selection

Serial wire data

input/output

PA13

JTCK/SWCLK

JTAG test clock

Serial wire clock

PA14

JTDI

JTAG test data input

PA15

JTDO/TRACESWO

JTAG test data

output

TRACESWO if async

trace is enabled

PB3

NJTRST

JTAG test nReset

PB4

Table 6. Flexible SWJ-DP assignment

Available debug ports

SWJ IO pin assigned

PA13 /

JTMS /

SWDIO

PA14 /

JTCK /

SWCL

PA15 /

JTDI

PB3 /

JTDO

PB4 /

NJTRST

Full SWJ (JTAG-DP + SW-DP) - reset state

Full SWJ (JTAG-DP + SW-DP) but without

NJTRST

XXX

JTAG-DP disabled and SW-DP enabled

JTAG-DP disabled and SW-DP disabled

Released

AN4661 Datasheet(PDF) 22 Page - STMicroelectronics

AN4661 Datasheet(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL