PXA270 datasheet(49/126 Pages) INTEL

49 / 126 page

Electrical, Mechanical, and Thermal Specification

4-29

Intel® PXA270 Processor

Pin Listing and Signal Definitions

The address signals are driven low and data signals are pulled low during sleep, standby, deep-

sleep, frequency-change modes, and manual self-refresh. All other memory control signals are in

the same state that they are in after a hardware reset. If the SDRAMs are in self-refresh mode, they

are kept there by driving SDCKE low.

4.5

Power-Supply Pins

Table 4-5 summarize the power-supply ball count.

§§

nPOE

GPIO (memory controller drives high)

nPWE

GPIO (memory controller drives high)

NOTE:

† This indicates that the GPIO pin, if configured for the alternate function

used by the memory controller during reset, drives the represented

value.

NOTE: SCLK<3> is only available on PXA270 processor family packages

1. MA pins are driven

2. MD pins are pulled low

Table 4-4. Memory Controller Pin Reset Values (Sheet 2 of 2)

Pin Name

Reset, Sleep, Standby, Deep-Sleep, Frequency

Change, and Manual Self-Refresh Mode Values

Table 4-5. Discrete (13x13 VF-BGA) Power Supply Pin Summary

Name

Number of Package Balls

13x13 mm VF-BGA

Number of Pachage Balls

23x23 mm PBGA

VCC_BATT

VCC_IO

VCC_USB

VCC_LCD

VCC_MEM

VCC_BB

VCC_PLL

VCC_SRAM

VCC_CORE

VCC_USIM

VSS

VSS_IO

VSS_MEM

VSS_BB

VSS_PLL

VSS_CORE

PXA270 Datasheet(PDF) 49 Page - Intel Corporation

PXA270 Datasheet(HTML) 49 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL