Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PXA270 Datasheet(PDF) 67 Page - Intel Corporation

Part # PXA270
Description  Electrical, Mechanical, and Thermal Specification
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PXA270 Datasheet(HTML) 67 Page - Intel Corporation

Back Button PXA270 Datasheet HTML 63Page - Intel Corporation PXA270 Datasheet HTML 64Page - Intel Corporation PXA270 Datasheet HTML 65Page - Intel Corporation PXA270 Datasheet HTML 66Page - Intel Corporation PXA270 Datasheet HTML 67Page - Intel Corporation PXA270 Datasheet HTML 68Page - Intel Corporation PXA270 Datasheet HTML 69Page - Intel Corporation PXA270 Datasheet HTML 70Page - Intel Corporation PXA270 Datasheet HTML 71Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 126 page
background image
Electrical, Mechanical, and Thermal Specification
6-3
Intel® PXA270 Processor
AC Timing Specifications
5. The processor asserts the PWR_EN signal to enable the power supplies VCC_CORE,
VCC_SRAM, and VCC_PLL. These supplies can turn on in any order but must all be
established within 125 milliseconds of the assertion of PWR_EN.
6. The external power-control subsystem de-asserts nVDD_FAULT to signal that all system
power supplies have been properly established.
7. The processor de-asserts nRESET_OUT and enters run mode, executing code from the reset
vector.
Note: nBATT_FAULT must be high before nRESET is de-asserted. Otherwise, the processor will not
begin the power-on sequencing event. nVDD_FAULT is sampled only when the SYS_DEL and
PWR_DEL timers have expired. Refer to the Intel® PXA27x Processor Family Developer’s
Manual, “Initial Power On” and “Deep-Sleep Exit States” for a state diagram.
Figure 6-2. Power On Reset Timing
Table 6-2. Power-On Timing Specifications (Sheet 1 of 2)(OSCC[CRI] = 0)
Symbol
Description
Min
Typical
Max
Units
t1
Delay from VCC_BATT assertion to
nRESET de-assertion
10
—
—
ms
t2
Delay from nRESET de-assertion to
SYS_EN assertion
—
101
—
ms
t3
Delay from SYS_EN assertion to
PWR_EN assertion
—
125
—
ms
t4
Power supply stabilization time (time to
the deassertion of nVDD_FAULT after the
assertion of PWR_EN)
—
—
120
ms
t5
Delay from the assertion of PWR_EN to
the de-assertion of nRESET_OUT
—
125
—
ms
tbramp
VCC_BATT power-on Ramp Rate
—
10
12
mV/uS
VCC_USB, VCC_IO, VCC_MEM,
VCC_BB, VCC_LCD, VCC_USIM
VCC_CORE, VCC_SRAM,
VCC_PLL
nBATT_FAULT
nRESET
SYS_EN
PWR_EN
nVDD_FAULT
VCC_BATT
nRESET_OUT
t1
t3
t5
t2
t4
tsysramp
tbramp
tpwrramp



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com