Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PXA270 Datasheet(PDF) 69 Page - Intel Corporation

Part # PXA270
Description  Electrical, Mechanical, and Thermal Specification
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

PXA270 Datasheet(HTML) 69 Page - Intel Corporation

Back Button PXA270 Datasheet HTML 65Page - Intel Corporation PXA270 Datasheet HTML 66Page - Intel Corporation PXA270 Datasheet HTML 67Page - Intel Corporation PXA270 Datasheet HTML 68Page - Intel Corporation PXA270 Datasheet HTML 69Page - Intel Corporation PXA270 Datasheet HTML 70Page - Intel Corporation PXA270 Datasheet HTML 71Page - Intel Corporation PXA270 Datasheet HTML 72Page - Intel Corporation PXA270 Datasheet HTML 73Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 126 page
background image
Electrical, Mechanical, and Thermal Specification
6-5
Intel® PXA270 Processor
AC Timing Specifications
6.2.3
Watchdog Reset Timing
Watchdog reset is generated internally and therefore has no external pin dependencies. The
nRESET_OUT pin is the only indicator of watchdog reset; it stays asserted for tDHW_OUT. The
timing is similar to that for GPIO reset — see Figure 6-4 for details.
6.2.4
GPIO Reset Timing
GPIO reset is generated externally, and the source is reconfigured as a standard GPIO as soon as
the reset propagates internally. The clocks module is not reset by GPIO reset, so the timing varies
based on the selected clock frequency. If the clocks and power manager is in a frequency-change
sequence when GPIO reset is asserted (see Section 5.5.1, “32.768-kHz Oscillator Specifications”
on page 5-9.), then Figure 6-4 shows the timing of GPIO reset, and Table 6-5 shows the GPIO reset
timing specifications.
Note: When bit GPROD is set in the Power Manager General Configuration register, nRESET_OUT is
not asserted during GPIO reset. For register details, see the “Clocks and Power Manager” chapter
in the Intel® PXA27x Processor Family Developer’s Manual.
Table 6-4. Hardware Reset Timing Specifications (OSCC[CRI] = 1)
Symbol
Description
Min
Typical
Max
Units
t6
Delay between nRESET asserted and
nRESET_OUT asserted
—
< 100 ns
10
ms
t7
Assertion time of nRESET
6
—
—
ms
t8
Delay between nRESET de-asserted and
nRESET_OUT de-asserted
2256
—
3265
ms
Figure 6-4. GPIO Reset Timing
GP[1]
nRESET_OUT
nCS0
tA_GPIO<1>
tDHW_OUT_A
tDHW_OUT
tCS0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com