| Electronic Components Datasheet Search |
|
DAC7760IPWPR Datasheet(PDF) 5 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC7760IPWPR Datasheet(HTML) 5 Page - Texas Instruments |
|
5 / 63 page ![]() 5 DAC7760, DAC8760 www.ti.com SBAS528B – JUNE 2013 – REVISED JUNE 2016 Product Folder Links: DAC7760 DAC8760 Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) AVSS tied to GND. 7 Specifications 7.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT AVDD to AVSS –0.3 40 V AVDD to GND –0.3 40 V AVSS to GND –20 0.3 V DVDD to GND –0.3 6 V VOUT to AVSS AVSS AVDD V VOUT to GND(2) AVSS AVDD V IOUT to AVSS AVSS AVDD V IOUT to GND(2) AVSS AVDD V REFIN to GND –0.3 6 V REFOUT to GND –0.3 6 V Current into REFOUT 10 mA Digital input voltage to GND –0.3 DVDD + 0.3 V SDO to GND –0.3 DVDD + 0.3 V ALARM to GND –0.3 6 V Power dissipation (TJmax – TA)/RθJA W Junction temperature, TJmax 150 °C Operating temperature –40 125 °C Storage temperature, Tstg –65 150 °C (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 7.2 ESD Ratings VALUE UNIT V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±1500 V Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±1000 (1) Loop compliance voltage is defined as the voltage at the IOUT pin 7.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT AVDD (AVDD + |AVSS| ≤ 36 V) 10 36 V AVSS (AVDD + |AVSS| ≤ 36 V) –18 0 V DVDD, Internal regulator disabled 2.7 5.5 V Reference input voltage 4.95 5.05 V External reference current (REFIN = 5 V, outputs off or IOUT enabled) 30 µA Loop compliance voltage (output = 24 mA)(1) AVDD – 2 V VIH, Digital input high voltage 2 V VIL, Digital input low voltage 3.6 V < AVDD < 5.5 V 0.8 V 2.7 V < AVDD < 3.6 V 0.6 Specified performance temperature –40 125 °C |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |