Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DAC7760IPWPR Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # DAC7760IPWPR
Description  Single-Channel, 12- and 16-Bit Programmable Current Output and Voltage Output Digital-to-Analog Converters for 4-mA to 20-mA Current Loop Applications
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DAC7760IPWPR Datasheet(HTML) 11 Page - Texas Instruments

Back Button DAC7760IPWPR Datasheet HTML 7Page - Texas Instruments DAC7760IPWPR Datasheet HTML 8Page - Texas Instruments DAC7760IPWPR Datasheet HTML 9Page - Texas Instruments DAC7760IPWPR Datasheet HTML 10Page - Texas Instruments DAC7760IPWPR Datasheet HTML 11Page - Texas Instruments DAC7760IPWPR Datasheet HTML 12Page - Texas Instruments DAC7760IPWPR Datasheet HTML 13Page - Texas Instruments DAC7760IPWPR Datasheet HTML 14Page - Texas Instruments DAC7760IPWPR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 63 page
background image
11
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Timing Requirements: Write Mode (continued)
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 1 for timing diagram.
PARAMETER(1)
MIN
MAX
UNIT
t9
CLR pulse width
20
ns
t10
CLR activation time
5
μs
(1)
Specified by design, not production tested.
7.8 Timing Requirements: Readback Mode
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 2 for timing diagram.
PARAMETER(1)
MIN
MAX
UNIT
t11
SCLK cycle time
60
ns
t12
SCLK low time
25
ns
t13
SCLK high time
25
ns
t14
LATCH delay time
13
ns
t15
LATCH high time
40
ns
t16
Data setup time
5
ns
t17
Data hold time
7
ns
t18
LATCH low time
40
ns
t19
Serial output delay time (CL, SDO = 15 pF)
35
ns
t20
LATCH rising edge to SDO 3-state (CL, SDO = 15 pF)
35
ns
(1)
Specified by design, not production tested.
7.9 Timing Requirements: Daisy-Chain Mode
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 3 for timing diagram.
PARAMETER(1)
MIN
MAX
UNIT
t21
SCLK cycle time
60
ns
t22
SCLK low time
25
ns
t23
SCLK high time
25
ns
t24
LATCH delay time
13
ns
t25
LATCH high time
40
ns
t26
Data setup time
5
ns
t27
Data hold time
7
ns
t28
LATCH low time
40
ns
t29
Serial output delay time (CL, SDO = 15 pF)
35
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com