Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM5102 Datasheet(PDF) 33 Page - Wolfson Microelectronics plc

Part # WM5102
Description  Audio Hub CODEC with Voice Processor DSP
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 33 Page - Wolfson Microelectronics plc

Back Button WM5102 Datasheet HTML 29Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 30Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 31Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 32Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 33Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 34Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 35Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 36Page - Wolfson Microelectronics plc WM5102 Datasheet HTML 37Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 334 page
background image
Production Data
WM5102
w
PD, June 2014, Rev 4.2
33
DIGITAL SPEAKER (PDM) INTERFACE TIMING
Figure 4 Digital Speaker (PDM) Interface Timing - Mode A
Test Conditions
The following timing information is valid across the full range of recommended operating conditions.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
PDM Audio Interface Timing
SPKCLK cycle time
tCY
160
163
358
ns
SPKCLK duty cycle
45
55
%
SPKCLK rise/fall time (DBVDD=1.8V, 25pF load)
tr, tf
5
30
ns
SPKDAT set-up time to SPKCLKn rising edge (Left channel)
tLSU
30
ns
SPKDAT hold time from SPKCLKn rising edge (Left channel)
tLH
30
ns
SPKDAT set-up time to SPKCLKn falling edge (Right channel)
tRSU
30
ns
SPKDAT hold time from SPKCLKn falling edge (Right channel)
tRH
30
ns
Figure 5 Digital Speaker (PDM) Interface Timing - Mode B
Test Conditions
The following timing information is valid across the full range of recommended operating conditions.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
PDM Audio Interface Timing
SPKCLK cycle time
tCY
160
163
358
ns
SPKCLK duty cycle
45
55
%
SPKCLK rise/fall time (DBVDD=1.8V, 25pF load)
tr, tf
5
30
ns
SPKDAT enable from SPKCLK rising edge (Right channel)
tREN
15
ns
SPKDAT disable to SPKCLK falling edge (Right channel)
tRDIS
5
ns
SPKDAT enable from SPKCLK falling edge (Left channel)
tLEN
15
ns
SPKDAT disable to SPKCLK rising edge (Left channel)
tLDIS
5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com