Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AR0141CS Datasheet(PDF) 19 Page - ON Semiconductor

Part # AR0141CS
Description  1/4-Inch Digital Image Sensor
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0141CS Datasheet(HTML) 19 Page - ON Semiconductor

Back Button AR0141CS Datasheet HTML 15Page - ON Semiconductor AR0141CS Datasheet HTML 16Page - ON Semiconductor AR0141CS Datasheet HTML 17Page - ON Semiconductor AR0141CS Datasheet HTML 18Page - ON Semiconductor AR0141CS Datasheet HTML 19Page - ON Semiconductor AR0141CS Datasheet HTML 20Page - ON Semiconductor AR0141CS Datasheet HTML 21Page - ON Semiconductor AR0141CS Datasheet HTML 22Page - ON Semiconductor AR0141CS Datasheet HTML 23Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 64 page
background image
AR0141CS/D Rev. 6, 4/16 EN
19
©Semiconductor Components Industries, LLC, 2016.
AR0141CS: 1/4-Inch Digital Image Sensor
Data Pedestals
Data Pedestals
The data pedestal is a constant offset that is added to pixel values at the end of the data-
path. The default offset is 168 and is a 12-bit offset. This offset matches the maximum
range used by the corrections in the digital readout path. The purpose of the data
pedestal is to convert negative values generated by the digital datapath into positive
output data.
Reset
The AR0141CS may be reset by the RESET_BAR pin (active LOW) or the reset register.
Hard Reset of Logic
The host system can reset the image sensor by bringing the RESET_BAR pin to a LOW
state. Alternatively, the RESET_BAR pin can be connected to an external RC circuit for
simplicity. Registers written via the two-wire interface will not be preserved following a
hard reset.
Soft Reset of Logic
Soft reset of logic is controlled by the R0x301A Reset register. Bit 0 is used to reset the
digital logic of the sensor. Furthermore, by asserting the soft reset, the sensor aborts the
current frame it is processing and starts a new frame. This bit is a self-resetting bit and
also returns to “0” during two-wire serial interface reads.
Clocks
The AR0141CS requires one clock input (EXTCLK).
Sensor PLL
VCO
Figure 18:
PLL Dividers Affecting VCO Frequency
The sensor contains a phase-locked loop (PLL) that is used for timing generation and
control. The required VCO clock frequency is attained through the use of a pre-PLL clock
divider followed by a multiplier. The PLL multiplier should be an even integer. If an odd
integer (M) is programmed, the PLL will default to the lower (M-1) value to maintain an
even multiplier value. The multiplier is followed by a set of dividers used to generate the
output clocks required for the sensor array, the pixel analog and digital readout paths,
and the output parallel and serial interfaces.
EXTCLK
(6-50 MHz)
pre_pll_clk_div
2 (1-64)
pll_multiplier
58 (32-384)
F
VCO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com