Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN91C94 Datasheet(PDF) 21 Page - SMSC Corporation

Part # LAN91C94
Description  ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN91C94 Datasheet(HTML) 21 Page - SMSC Corporation

Back Button LAN91C94 Datasheet HTML 17Page - SMSC Corporation LAN91C94 Datasheet HTML 18Page - SMSC Corporation LAN91C94 Datasheet HTML 19Page - SMSC Corporation LAN91C94 Datasheet HTML 20Page - SMSC Corporation LAN91C94 Datasheet HTML 21Page - SMSC Corporation LAN91C94 Datasheet HTML 22Page - SMSC Corporation LAN91C94 Datasheet HTML 23Page - SMSC Corporation LAN91C94 Datasheet HTML 24Page - SMSC Corporation LAN91C94 Datasheet HTML 25Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 120 page
background image
21
The LAN91C94 provides a 16 bit data path into
RAM.
The RAM is private and can only be
accessed by the system via the arbiter.
RAM
memory is managed by the MMU.
Byte and
word accesses to the RAM are supported.
If the system to SRAM bandwidth is insufficient
the
LAN91C94
will
automatically
use
its
IOCHRDY line for flow control.
However, for
ISA buses, IOCHRDY will never be negated.
BUFFER MEMORY
The logical addresses for RAM access are
divided into TX area and RX area. Each one of
the areas is 2 kbytes long and accommodates
one maximum size Ethernet packet.
The TX area is seen by the CPU as a window
through which packets can be loaded into
memory before queuing them in the TX FIFO of
packets.
The TX area can also be used to
examine the transmit completion status after
packet transmission.
The RX area is associated to the output of the
RX FIFO of packets, and is used to access
receive packet data and status information.
The logical address is specified by loading the
address pointer register.
The pointer can
automatically increment on accesses.
All accesses to the RAM are done via I/O space.
A bit in the address pointer also specifies if the
address refers to the TX or RX area.
In the TX area, the host CPU has access to the
next
transmit
packet
being
prepared
for
transmission. In the RX area, it has access to
the first receive packet not processed by the
CPU yet.
The FIFO of packets, existing beneath the TX
and RX areas, is managed by the MMU. The
MMU
dynamically
allocates
and
releases
memory to be used by the transmit and receive
functions.
The MMU related parameters for the LAN91C94
are:
RAM size
4608 bytes (internal)
Max. number of packets
18
Max. pages per packet
6
Page size
256 bytes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com