Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LAN91C94 Datasheet(PDF) 56 Page - SMSC Corporation

Part # LAN91C94
Description  ISA/PCMCIA SINGLE CHIP ETHERNET CONTROLLER WITH RAM
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN91C94 Datasheet(HTML) 56 Page - SMSC Corporation

Back Button LAN91C94 Datasheet HTML 52Page - SMSC Corporation LAN91C94 Datasheet HTML 53Page - SMSC Corporation LAN91C94 Datasheet HTML 54Page - SMSC Corporation LAN91C94 Datasheet HTML 55Page - SMSC Corporation LAN91C94 Datasheet HTML 56Page - SMSC Corporation LAN91C94 Datasheet HTML 57Page - SMSC Corporation LAN91C94 Datasheet HTML 58Page - SMSC Corporation LAN91C94 Datasheet HTML 59Page - SMSC Corporation LAN91C94 Datasheet HTML 60Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 120 page
background image
56
I/O SPACE - BANK2
OFFSET
6
NAME
POINTER REGISTER
TYPE
READ/WRITE
SYMBOL
PTR
HIGH
BYTE
RCV
AUTO
INCR.
READ
ETEN
0
POINTER HIGH
0
0
0
0
0
0
0
0
LOW
BYTE
POINTER LOW
0
0
0
0
0
0
0
0
POINTER REGISTER:
The value of this
register determines the address to be accessed
within the transmit or receive areas. It will auto-
increment on accesses to the data register when
AUTO INCR. is set. The increment is by one for
every byte access, and by two for every word
access.
When RCV is set the address refers to the
receive area and uses the output of RX FIFO as
the packet number; when RCV is clear the
address refers to the transmit area and uses the
packet number at the Packet Number Register.
READ bit determines the type of access to
follow.
If the READ bit is high the operation
intended is a read. If the READ bit is low the
operation is a write.
Loading a new pointer
value, with the READ bit high, generates a pre-
fetch into the Data Register for read purposes.
Readback of the pointer will indicate the value of
the address last
accessed
by
the
CPU
(rather than the last pre-fetched).
This allows
any interrupt routine that uses the pointer to
save it and restore it without affecting the
process being interrupted.
The Pointer Register should not be loaded until
400ns after the last write operation to the Data
Register to ensure that the Data Register FIFO
is empty.
On reads, if IOCHRDY is not connected to the
host, the Data Register should not be read
before 400ns after the pointer was loaded to
allow the Data Register FIFO to fill.
If the pointer is loaded using 8 bit writes, the low
byte should be loaded first and the high byte
last.
ETEN bit
When set, enables Early Transmit
underrun detection.
Normal operation when
clear.
Note: If AUTO INCR. is not set, the pointer must
be loaded with an even value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com