| Electronic Components Datasheet Search |
|
LAN91C94 Datasheet(PDF) 58 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
LAN91C94 Datasheet(HTML) 58 Page - SMSC Corporation |
|
58 / 120 page ![]() 58 I/O SPACE - BANK2 OFFSET C NAME INTERRUPT STATUS REGISTER TYPE READ ONLY SYMBOL IST ERCV INT EPH INT RX_OVRN INT ALLOC INT TX EMPTY INT TX INT RCV INT X 0 0 0 0 1 0 0 OFFSET C NAME INTERRUPT ACKNOWLEDGE REGISTER TYPE WRITE ONLY SYMBOL ACK ERCV INT RX_OVRN INT TX EMPTY INT TX INT OFFSET D NAME INTERRUPT MASK REGISTER TYPE READ/WRITE SYMBOL MSK ERCV INT EPH INT RX_OVRN INT ALLOC INT TX EMPTY INT TX INT RCV INT X 0 0 0 0 0 0 0 This register can be read and written as a word or as two individual bytes. The Interrupt Mask Register bits enable the appropriate bits when high and disable them when low. An enabled bit being set will cause a hardware interrupt. EPH INT - Set when the Ethernet Protocol Handler section indicates one out of various possible special conditions. This bit merges exception type of interrupt sources, whose service time is not critical to the execution speed of the low level drivers. The exact nature of the interrupt can be obtained from the EPH |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |