LAN91C94 datasheet(63/120 Pages) SMSC

63 / 120 page

I/O SPACE - BANK3

OFFSET

NAME

MANAGEMENT INTERFACE

TYPE

READ/WRITE

SYMBOL

MGMT

This register contains status bits and control bits for management of different transceivers modules.

Some of the pins are shared with the serial EEPROM interface. Management is software controlled,

and does not use the serial EEPROM and the transceiver management functions at the same time.

HIGH

BYTE

nXNDEC

IOS2

IOS1

IOS0

LOW

BYTE

MDOE

MCLK

Reserved

MD0

nXNDEC - Read only bit reflecting the status of

the nXENDEC pin.

IOS0-2 - Read only bits reflecting the status of

the IOS0-2 pins.

MDO - The value of this bit drives the EEDO pin

when MDOE=1.

MDCLK - The value of this bit drives the EESK

pin when MDOE=1.

MDOE - When this bit is high pins EEDO EECS

and

EESK

will

used

for

transceiver

management

functions,

otherwise

the

pins

assume the EEPROM values.

MDOE=0

MDOE=1

EEDO

Serial EEPROM Data Out

Bit MDO

EESK

Serial EEPROM Clock

Bit MCLK

EECS

Serial EEPROM Chip Select

LAN91C94 Datasheet(PDF) 63 Page - SMSC Corporation

LAN91C94 Datasheet(HTML) 63 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL