AT83C5111 datasheet(42/86 Pages) ATMEL

42 / 86 page

AT8xC5111

4190A–8051–11/02

Serial Peripheral Status Register

(SPSTA)

The Serial Peripheral Status Register contains flags to signal the following conditions.

•

Data transfer complete

•

Write collision

•

Inconsistent logic level on SS pin (mode fault error)

Table 31 describes the SPSTA register and explains the use of every bit in the register:

Table 4. Serial Peripheral Status and Control Register

Reset value = 00X0XXXXb

7654

3210

SPIF

WCOL

MODF

----

Bit

Number

Bit

Mnemonic

R/W

Mode

Description

7SPIF

Serial Peripheral data transfer flag

Cleared by hardware to indicate data that transfer is in progress or has

been approved by a clearing sequence.

Set by hardware to indicate that the data transfer has been completed.

6WCOL

Write Collision flag

Cleared by hardware to indicate that no collision has occurred or has

been approved by a clearing sequence.

Set by hardware to indicate that a collision has been detected.

Reserved

The value read from this bit is indeterminate. Do not set this bit

4MODF

Mode Fault

Cleared by hardware to indicate that the SS pin is at appropriate logic

level, or has been approved by a clearing sequence.

Set by hardware to indicate that the SS pin is at inappropriate logic

level

Reserved

The value read from this bit is indeterminate. Do not set this bit

Reserved

The value read from this bit is indeterminate. Do not set this bit

Reserved

The value read from this bit is indeterminate. Do not set this bit

Reserved

The value read from this bit is indeterminate. Do not set this bit

AT83C5111 Datasheet(PDF) 42 Page - ATMEL Corporation

AT83C5111 Datasheet(HTML) 42 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL