CS5530A datasheet(128/259 Pages) NSC

128 / 259 page

www.national.com

128

Revision 1.1

Functional Description (Continued)

Table 3-69. Sound Card I/O Trap and Fast Path Enable Registers

Bit

Description

F3BAR+Memory Offset 18h-19h

I/O Trap SMI Enable Register (R/W)

Reset Value = 0000h

15:12

Reserved: Set to 0.

Fast Path Write Enable: Fast Path Write (an SMI is not generated on certain writes to specified addresses).

0 = Disable; 1 = Enable.

In Fast Path Write, the CS5530A responds to writes to the following addresses: 388h, 38Ah and 38Bh; 2x0h, 2x2h, and

2x8h.

10:9

Fast Read: These two bits hold part of the response that the CS5530A returns for reads to several I/O locations.

High DMA I/O Trap: 0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs at I/O Port C0h-DFh, an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Third level SMI status is reported at F3BAR+Memory Offset 14h[12].

Low DMA I/O Trap: 0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs at I/O Port 00h-0Fh, an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Third level SMI status is reported at F3BAR+Memory Offset 14h[12].

High MPU I/O Trap: 0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs at I/O Port 330h and 331h, an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Third level SMI status is reported at F3BAR+Memory Offset 14h[11].

LowMPU I/OTrap: I0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs at I/O Port 300h and 301h, an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Third level SMI status is reported at F3BAR+Memory Offset 14h[11].

Fast Path Read Enable/SMI Disable: Read Fast Path (an SMI is not generated on reads from specified addresses).

0 = Disable; 1 = Enable.

In Fast Path Read the CS5530A responds to reads of the following addresses: 388h-38Bh; 2x0h, 2x1h, 2x2h, 2x3h, 2x8h

and 2x9h.

Note that if neither sound card nor FM I/O mapping is enabled, then status read trapping is not possible.

FM I/O Trap: 0 = Disable; 1 = Enable.

If this bit is enabled and an access occurs at I/O Port 388h to 38Bh, an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Sound Card I/O Trap: 0 = Disable; 1 = Enable

If this bit is enabled and an access occurs in the address ranges selected by bits [1:0], an SMI is generated.

Top level SMI status is reported at F1BAR+Memory Offset 00h/02h[1].

Second level SMI status is reported at F3BAR+Memory Offset 10h/12h[0].

Third level SMI status is reported at F3BAR+Memory Offset 14h[10].

1:0

Sound Card Address Range Select: These bits select the address range for the sound card I/O trap.

00 = I/O Port 220h-22Fh

10 = I/O Port 260h-26Fh

01 = I/O Port 240h-24Fh

11 = I/O Port 280h-28Fh

CS5530A Datasheet(PDF) 128 Page - National Semiconductor (TI)

CS5530A Datasheet(HTML) 128 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL