CS5530A datasheet(129/259 Pages) NSC

129 / 259 page

Revision 1.1

129

www.national.com

Functional Description (Continued)

3.7.2.3

IRQ Configuration Registers

The CS5530A provides the ability to set and clear IRQs

internally through software control. If the IRQs are config-

ured for software control, they will not respond to external

hardware. There are three registers provided for this fea-

ture:

• Internal IRQ Enable Register

• Internal IRQ Mask Register

• Internal IRQ Control Register

Internal IRQ Enable Register

This register configures the IRQs as internal (software)

interrupts or external (hardware) interrupts. Any IRQ used

as an internal software driven source must be configured

as internal.

Internal IRQ Mask Register

Each bit in the Mask register individually disables the cor-

responding bit in the Control Register.

Internal IRQ Control Register

This register allows individual software assertion/deasser-

tion of the IRQs that are enabled as internal and

unmasked.

Thebit formats for theseregisters aregiven in Table3-70.

Table 3-70. IRQ Configuration Registers

Bit

Description

F3BAR+Memory Offset 1Ah-1Bh

Internal IRQ Enable Register (R/W)

Reset Value = 0000h

IRQ15 Internal: Configure IRQ15 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ14 Internal: Configure IRQ14 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

Reserved: Set to 0.

IRQ12 Internal: Configure IRQ12 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ11 Internal: Configure IRQ11 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ10 Internal: Configure IRQ10 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ9 Internal: Configure IRQ9 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

Reserved: Set to 0.

IRQ7 Internal: Configure IRQ7 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

Reserved: Set to 0.

IRQ5 Internal: Configure IRQ5 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ4 Internal: Configure IRQ4 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

IRQ3 Internal: Configure IRQ3 for internal (software) or external (hardware) use. 0 = External; 1 = Internal.

2:0

Reserved: Set to 0.

Note: Must be read and written as a WORD.

F3BAR+Memory Offset 1Ch-1Dh

Internal IRQ Control Register (R/W)

Reset Value = 0000h

Assert Masked Internal IRQ15: 0 = Disable; 1 = Enable.

Assert Masked Internal IRQ14: 0 = Disable; 1 = Enable.

Reserved: Set to 0.

Assert Masked Internal IRQ12: 0 = Disable; 1 = Enable.

Assert masked internal IRQ11: 0 = Disable; 1 = Enable.

Assert Masked Internal IRQ10: 0 = Disable; 1 = Enable.

Assert Masked Internal IRQ9: 0 = Disable; 1 = Enable.

Reserved: Set to 0.

Assert Masked Internal IRQ7: 0 = Disable; 1 = Enable.

Reserved: Set to 0.

Assert Masked Internal IRQ5: 0 = Disable; 1 = Enable.

Assert Masked Internal IRQ4: 0 = Disable; 1 = Enable.

CS5530A Datasheet(PDF) 129 Page - National Semiconductor (TI)

CS5530A Datasheet(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL