MMPF0200 datasheet(65/114 Pages) NXP

65 / 114 page

NXP Semiconductors

PF0200

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

Table 79. Register VGEN1CTL - ADDR 0x6C

Name

Bit #

R/W

Default

Description

VGEN1

3:0

R/W

0x80

Sets VGEN1 output voltage.

See Table 76 for all possible configurations.

VGEN1EN

–

0x00

Enables or Disables VGEN1 output

0 = OFF

1 = ON

VGEN1STBY

R/W

0x00

Set VGEN1 output state when in Standby. Refer

to Table 78.

VGEN1LPWR

R/W

0x00

Enable Low Power mode for VGEN1. Refer to

Table 78.

UNUSED

–

0x00

UNUSED

Table 80. Register VGEN2CTL - ADDR 0x6D

Name

Bit #

R/W

Default

Description

VGEN2

3:0

R/W

0x80

Sets VGEN2 output voltage.

See Table 76 for all possible configurations.

VGEN2EN

–

0x00

Enables or Disables VGEN2 output

0 = OFF

1 = ON

VGEN2STBY

R/W

0x00

Set VGEN2 output state when in Standby. Refer

to Table 78.

VGEN2LPWR

R/W

0x00

Enable Low Power Mode for VGEN2. Refer to

Table 78.

UNUSED

–

0x00

UNUSED

Table 81. Register VGEN3CTL - ADDR 0x6E

Name

Bit #

R/W

Default

Description

VGEN3

3:0

R/W

0x80

Sets VGEN3 output voltage.

See Table 77 for all possible configurations.

VGEN3EN

–

0x00

Enables or Disables VGEN3 output

0 = OFF

1 = ON

VGEN3STBY

R/W

0x00

Set VGEN3 output state when in Standby. Refer

to Table 78.

VGEN3LPWR

R/W

0x00

Enable Low Power mode for VGEN3. Refer to

Table 78.

UNUSED

–

0x00

UNUSED

MMPF0200 Datasheet(PDF) 65 Page - NXP Semiconductors

MMPF0200 Datasheet(HTML) 65 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL