 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DSP56857 Datasheet(PDF) 223 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 Datasheet(HTML) 223 Page - Freescale Semiconductor, Inc |
|
|
223 / 662 page  Module Memory Maps Direct Memory Access (DMA), Rev. 4 Freescale Semiconductor 9-5 9.4 Module Memory Maps The 5685x devices contain six independent DMA channels. Each DMA channel includes seven user-programmable 16-bit registers. Base addresses of each register set are provided in Table 9-4 through Table 9-9. Table 9-4. DMA 0 Register Address Map (DMA0_BASE = $1FFEC0) Address Offset Register Acronym Register Name Accesss Type Chapter Location Base + $0 DMA_3_TC Transfer Control Read/Write Section 9.6.1 Base + $1 DMA_3_CQS Circular Queue Size Read/Write Section 9.6.2 Base + $2 DMA_3_TC Transfer Count Read/Write Section 9.6.3 Base + $3 DMA_3_DAL Destination Address-Low Read/Write Section 9.6.4 Base + $4 DMA_3_DAH Destination Address-High Read/Write Section 9.6.5 Base + $5 DMA_3_SAL Source Address-Low Read/Write Section 9.6.6 Base + $6 DMA_3_SAH Source Address-High Read/Write Section 9.6.7 Table 9-5. DMA 1 Register Address Map (DMA1_BASE = $1FFEC8) Address Offset Register Acronym Register Name Accesss Type Chapter Location Base + $0 DMA_3_TC Transfer Control Read/Write Section 9.6.1 Base + $1 DMA_3_CQS Circular Queue Size Read/Write Section 9.6.2 Base + $2 DMA_3_TC Transfer Count Read/Write Section 9.6.3 Base + $3 DMA_3_DAL Destination Address-Low Read/Write Section 9.6.4 Base + $4 DMA_3_DAH Destination Address-High Read/Write Section 9.6.5 Base + $5 DMA_3_SAL Source Address-Low Read/Write Section 9.6.6 Base + $6 DMA_3_SAH Source Address-High Read/Write Section 9.6.7 Table 9-6. DMA 2 Register Address Map (DMA2_BASE = $1FFED0) Address Offset Register Acronym Register Name Access Type Chapter Location Base + $0 DMA_3_TC Transfer Control Read/Write Section 9.6.1 Base + $1 DMA_3_CQS Circular Queue Size Read/Write Section 9.6.2 Base + $2 DMA_3_TC Transfer Count Read/Write Section 9.6.3 Base + $3 DMA_3_DAL Destination Address-Low Read/Write Section 9.6.4 Base + $4 DMA_3_DAH Destination Address-High Read/Write Section 9.6.5 Base + $5 DMA_3_SAL Source Address-Low Read/Write Section 9.6.6 Base + $6 DMA_3_SAH Source Address-High Read/Write Section 9.6.7 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
