| Electronic Components Datasheet Search |
|
STM32WB55CC Datasheet(PDF) 52 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB55CC Datasheet(HTML) 52 Page - STMicroelectronics |
|
52 / 165 page ![]() Functional overview STM32WB55xx 52/165 DS11929 Rev 3 • Interruption sources when enabled: –Errors – FIFO requests • DMA interface with two dedicated channels to handle access to the dedicated integrated FIFO of the SAI audio sub-block. The PDM (Pulse Density Modulation) block allows the user to manage up to three digital microphone pairs (with two different clocks). This block performs Right and Left microphone de-interleaving and time alignment through programmable delay lines in order to properly feed the SAI. 3.27 Quad-SPI memory interface (QUADSPI) The Quad-SPI is a specialized communication interface targeting single, dual or quad SPI Flash memories. It can operate in any of the three following modes: • Indirect mode: all the operations are performed using the QUADSPI registers • Status polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting • Memory-mapped mode: the external Flash memory is mapped and is seen by the system as if it were an internal memory. This mode can be used for the Execute In Place (XIP) The Quad-SPI interface supports: • Three functional modes: indirect, status-polling, and memory-mapped • SDR and DDR support • Fully programmable opcode for both indirect and memory mapped mode • Fully programmable frame format for both indirect and memory mapped mode • Each of the five following phases can be configured independently (enable, length, single/dual/quad communication) – Instruction phase – Address phase – Alternate bytes phase – Dummy cycles phase – Data phase • Integrated FIFO for reception and transmission • 8, 16, and 32-bit data accesses are allowed • DMA channel for indirect mode operations • Programmable masking for external Flash memory flag management • Timeout management • Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |