Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32WB55CC Datasheet(PDF) 18 Page - STMicroelectronics

Part # STM32WB55CC
Description  Multiprotocol wireless 32-bit MCU Arm
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB55CC Datasheet(HTML) 18 Page - STMicroelectronics

Back Button STM32WB55CC Datasheet HTML 14Page - STMicroelectronics STM32WB55CC Datasheet HTML 15Page - STMicroelectronics STM32WB55CC Datasheet HTML 16Page - STMicroelectronics STM32WB55CC Datasheet HTML 17Page - STMicroelectronics STM32WB55CC Datasheet HTML 18Page - STMicroelectronics STM32WB55CC Datasheet HTML 19Page - STMicroelectronics STM32WB55CC Datasheet HTML 20Page - STMicroelectronics STM32WB55CC Datasheet HTML 21Page - STMicroelectronics STM32WB55CC Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 165 page
background image
Functional overview
STM32WB55xx
18/165
DS11929 Rev 3
•
Write protection (WRP): the protected area is protected against erasing and
programming. Two areas can be selected, with 4 Kbyte granularity.
•
Proprietary code readout protection (PCROP): two parts of the Flash memory can be
protected against read and write from third parties. The protected area is execute-only:
it can only be reached by the STM32 CPU, as an instruction code, while all other
accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited.
Two areas can be selected, with 2 KByte granularity. An additional option bit
(PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP
protection is changed from Level 1 to Level 0.
A section of the Flash memory is secured for the RF subsystem CPU2, and cannot be
accessed by the host CPU1.
The whole non-volatile memory embeds the error correction code (ECC) feature supporting:
•
single error detection and correction
•
double error detection
•
the address of the ECC fail can be read in the ECC register
The embedded Flash memory is shared between CPU1 and CPU2 on a time sharing basis.
A dedicated HW mechanism allows both CPUs to perform Write/Erase operations.
Table 3. Access status vs. readout protection level and execution modes
Area
Protection
level
User execution
Debug, boot from SRAM or boot
from system memory (loader)
Read
Write
Erase
Read
Write
Erase
Main
memory
1
Yes
Yes
Yes
No
No
No
2
Yes
Yes
Yes
N/A
N/A
N/A
System
memory
1
Yes
No
No
Yes
No
No
2
Yes
No
No
N/A
N/A
N/A
Option
bytes
1
Yes
Yes
Yes
Yes
Yes
Yes
2Yes
No(1)
1. The option byte can be modified by the RF subsystem.
No(1)
N/A
N/A
N/A
Backup
registers
1Yes
Yes
N/A(2)
2. Erased when RDP changes from Level 1 to Level 0.
No
No
N/A(2)
2
Yes
Yes
N/A
N/A
N/A
N/A
SRAM2a
SRAM2b
1
Yes
Yes
Yes(2)
No
No
No(2)
2
Yes
Yes
Yes
N/A
N/A
N/A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com