STM32WB55CC datasheet(41/165 Pages) STMICROELECTRONICS

41 / 165 page

DS11929 Rev 3

41/165

STM32WB55xx

Functional overview

3.12

Direct memory access controller (DMA)

The device embeds two DMAs. Refer to Table 10: DMA implementation for the features

implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between

peripherals and memory as well as memory to memory. Data can be quickly moved by DMA

without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, a full cross matrix allows any peripheral

to be mapped on any of the available DMA channels. Each has an arbiter for handling the

priority between DMA requests.

The DMA supports:

•

14 independently configurable channels (requests)

•

A full cross matrix between peripherals and all 14 channels exist. There is also a HW

trigger possibility through the DMAMUX

•

Priorities between requests from channels of one DMA are software programmable (4

levels consisting of very high, high, medium, low) or hardware in case of equality

(request 1 has priority over request 2, etc.)

•

Independent source and destination transfer size (byte, half word, word), emulating

packing and unpacking. Source/destination addresses must be aligned on the data

size.

•

Support for circular buffer management

•

3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error)

logically ORed together in a single interrupt request for each channel

•

Memory-to-memory transfer

•

Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral

transfers

•

Access to Flash, SRAM, APB and AHB peripherals as source and destination

•

Programmable number of data to be transferred: up to 65536.

A DMAMUX block makes it possible to route any peripheral source to any DMA channel.

3.13

Interrupts and events

3.13.1

Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels,

and handle up to 63 maskable interrupt channels plus the 16 interrupt lines of the

Cortex®-M4 with FPU.

Table 10. DMA implementation

DMA features

DMA1

DMA2

Number of regular channels

STM32WB55CC Datasheet(PDF) 41 Page - STMicroelectronics

STM32WB55CC Datasheet(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL