STM32WB55CC datasheet(42/165 Pages) STMICROELECTRONICS

42 / 165 page

Functional overview

STM32WB55xx

42/165

DS11929 Rev 3

The NVIC benefits are the following:

•

Closely coupled NVIC gives low latency interrupt processing

•

Interrupt entry vector table address passed directly to the core

•

Allows early processing of interrupts

•

Processing of late arriving higher priority interrupts

•

Support for tail chaining

•

Processor state automatically saved

•

Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal

interrupt latency.

3.13.2

Extended Interrupts and Events Controller (EXTI)

The Extended Interrupts and Events Controller (EXTI) manages wakeup through

configurable and direct event inputs. It provides wake-up requests to the Power Control, and

generates interrupt requests to the CPUx NVIC and events to the CPUx event input.

Configurable events/interrupt come from peripherals able to generate a pulse and allow to

select the Event/Interrupt trigger edge and/or a SW trigger

Direct events/interrupt are coming from peripherals having their own clearing mechanism.

3.14

Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the

following features:

•

12-bit native resolution, with built-in calibration

•

up to 16-bit resolution with 64 decimation ratio

•

4.26 Msps maximum conversion rate with full resolution

–

Down to 39 ns sampling time

–

Increased conversion rate for lower resolution (up to 7.11 Msps for 6-bit

resolution)

•

Up to 16 external channels and three internal channels: internal reference voltages,

temperature sensor

•

Single-ended and differential mode inputs

•

Low-power design

–

Capable of low-current operation at low conversion rate (consumption decreases

linearly with speed)

–

Dual clock domain architecture: ADC speed independent from CPU frequency

•

Highly versatile digital interface

–

Single-shot or continuous/discontinuous sequencer-based scan mode: two groups

of analog signals conversions can be programmed to differentiate background and

high-priority real-time conversions

–

The ADC supports multiple trigger inputs for synchronization with on-chip timers

and external signals

–

Results stored into three data register or in SRAM with DMA controller support

STM32WB55CC Datasheet(PDF) 42 Page - STMicroelectronics

STM32WB55CC Datasheet(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL