Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32WB55CC Datasheet(PDF) 104 Page - STMicroelectronics

Part # STM32WB55CC
Description  Multiprotocol wireless 32-bit MCU Arm
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB55CC Datasheet(HTML) 104 Page - STMicroelectronics

Back Button STM32WB55CC Datasheet HTML 100Page - STMicroelectronics STM32WB55CC Datasheet HTML 101Page - STMicroelectronics STM32WB55CC Datasheet HTML 102Page - STMicroelectronics STM32WB55CC Datasheet HTML 103Page - STMicroelectronics STM32WB55CC Datasheet HTML 104Page - STMicroelectronics STM32WB55CC Datasheet HTML 105Page - STMicroelectronics STM32WB55CC Datasheet HTML 106Page - STMicroelectronics STM32WB55CC Datasheet HTML 107Page - STMicroelectronics STM32WB55CC Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 165 page
background image
Electrical characteristics
STM32WB55xx
104/165
DS11929 Rev 3
6.3.9
Wakeup time from Low-power modes and voltage scaling
transition times
The wakeup times given in Table 49 are the latency between the event and the execution of
the first user instruction.
The device goes in Low-power mode after the WFE (Wait For Event) instruction.
APB2
AHB to APB2(4)
1.10
0.885
1.35
µA/MHz
TIM1
8.20
6.80
7.25
TIM17
TBD
TBD
TBD
TIM16
2.75
2.30
2.55
USART1 independent clock domain
TBD
TBD
TBD
USART1 clock domain
TBD
TBD
TBD
SPI1
TBD
TBD
TBD
SAI1 independent clock domain
TBD
TBD
TBD
SAI1 clock domain
TBD
TBD
TBD
All APB2 on
TBD
TBD
TBD
ALL
TBD
TBD
TBD
µA/MHz
1. The BusMatrix is automatically active when at least one master is ON (CPU, DMA).
2. The GPIOx (x= A…H) dynamic current consumption is approximately divided by a factor two vs. the values of this table
when the GPIO port is locked through the LCKK and LCKy bits in the GPIOx_LCKR register. To save the full GPIOx current
consumption, the GPIOx clock needs to be disabled in the RCC when all port I/Os are used in alternate function or analog
mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).
3. The AHB to APB1 bridge is automatically active when at least one peripheral is ON on the APB1.
4. The AHB to APB2 bridge is automatically active when at least one peripheral is ON on the APB2.
Table 48. Peripheral current consumption (continued)
Peripheral
Range 1
Range 2
Low-power
run and sleep
Unit
Table 49. Low-power mode wakeup timings(1)
Symbol
Parameter
Conditions
Typ
Max
Unit
tWUSLEEP
Wakeup time from
Sleep mode
to Run mode
-9
10
No. of
CPU
cycles
tWULPSLEEP
Wakeup time from
Low-power sleep mode
to Low-power run mode
Wakeup in Flash with memory in power-down
during low-power sleep mode (FPDS = 1 in
PWR_CR1) and with clock MSI = 2 MHz
910



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com