HD64F2145 datasheet(91/829 Pages) RENESAS

91 / 829 page

Rev. 2.0, 08/02, page 51 of 788

Table 2.10

Block Data Transfer Instructions

Instruction

Size

Function

EEPMOV.B

—

if R4L

≠ 0 then

Repeat @ER5 +

→ @ER6+

R4L–1

→ R4L

Until R4L = 0

else next;

EEPMOV.W

—

if R4

≠ 0 then

Repeat @ER5 +

→ @ER6+

R4–1

→ R4

Until R4 = 0

else next;

Transfers a data block. Starting from the address set in ER5, transfers

data for the number of bytes set in R4L or R4 to the address location

set in ER6.

Execution of the next instruction begins as soon as the transfer is

completed.

2.6.2

Basic Instruction Formats

The H8S/2000 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an

operation field (op), a register field (r), an effective address extension (EA), and a condition field

(cc).

Figure 2.11 shows examples of instruction formats.

• Operation field

Indicates the function of the instruction, the addressing mode, and the operation to be carried

out on the operand. The operation field always includes the first four bits of the instruction.

Some instructions have two operation fields.

• Register field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3

bits or 4 bits. Some instructions have two register fields, and some have no register field.

• Effective address extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

• Condition field

Specifies the branching condition of Bcc instructions.

HD64F2145 Datasheet(PDF) 91 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 91 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL