| Electronic Components Datasheet Search |
|
ASL4501SHN Datasheet(PDF) 33 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
ASL4501SHN Datasheet(HTML) 33 Page - NXP Semiconductors |
|
33 / 43 page ![]() ASL4501SHN All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2018. All rights reserved. Product data sheet Rev. 2 — 10 January 2018 33 of 43 NXP Semiconductors ASL4501SHN Four-phase boost converter 11. Static characteristics Table 45. Static characteristics Minimum and maximum values are specified for the following conditions: VBAT = 5.5 V to 40 V, VEN = 4.5 V to 5.5 V, VVCC = 4.5 V to 5.5 V and Tj = 40 C to +175 C[1]. All voltages are defined with respect to ground, positive currents flow into the IC. Typical values are given at VVIN = 40 V, VEN = 5 V, VVCC = 5 V and Tj =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Supply pin VBAT IDD supply current operating; no load on VGG; gate pins LOW; one phase; one output 513 - mA operating; no load on VGG; gate pins low; four phases; two outputs -20 - mA Ioff off-state current EN = LOW - - 5 A Vth(det)pon power-on detection threshold voltage -- 4.5 V Supply pin VCC IVCC supply current on pin VCC EN = HIGH; CSB = LOW - - 250 A Supply pin EN IEN supply current on pin EN EN = HIGH - - 225 A Output voltage VO(acc) output voltage accuracy Vout1: operating accuracy 1 0.03 Vout1 0.711 - +0.03 Vout1 + 0.711 V Vout2: operating accuracy 2 0.03 Vout2 0.711 - +0.03 Vout2 + 0.711 V VO output voltage bit Vout1_ok/Vout2_ok is set when VO is within the range regarding the target value 5.4 - +2.4 V Regulated voltage output VVGG voltage on pin VGG VBAT VVGG + Vdo(reg)VGG [2] 4.46 - 10.04 V bit VGG_ok is set when VVGG is within the range regarding the target value [2] 2.4 - +2.4 V Vdo(reg)VGG regulator dropout voltage on pin VGG IVGG 50 mA; regulator in saturation -0.5 1.0 V IVGG 160 mA; regulator in saturation -1.6 3.2 V Vreg(acc)VGG regulator voltage accuracy on pin VGG 25 C to T j(max) 5- +5 % 40 C to +25 C 7- +5 % CVGG capacitor on pin VGG ESR 0.1 -1 - F V voltage variation deviation from average peak current value at sense pins; before subtracting slope compensation 160 mV, corresponding to a peak set value of 16 A at 10 m R sense [3] 2.5 - +2.5 % |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |