W5100S datasheet(29/110 Pages) WIZNET

29 / 110 page

W5100S Datasheet Version1.2.5

29 / 110

3.1.17 UIPR (Unreachable IP Address Register)

[RO] [0x002A-0x002D] [0x0000]

When W5100S received Unreachable Packet (IR [UNR] = ‘1’), Peer IP Address in the Packet is

written on UIPR.

Ex) UIPR = “192.169.0.21”

UIPR0(0x002A)

UIPR1(0x002B)

UIPR2(0x002C)

UIPR3(0x002D)

192(0xC0)

168(0xA8)

0(0x00)

21(0x15)

3.1.18 UPORTR (Unreachable Port Register)

[RO] [0x002E-0x002F] [0x0000]

When W5100S received Unreachable Packet (IR [UNR] = ‘1’), Peer PORT Number in the Packet

is written on UPORTR.

Ex) UPORTR = 3000 (0x0BB8)

UPORTR0(0x002E)

UPORTR1(0x002F)

0x0B

0xB8

3.1.19 MR2 (Mode Register 2)

[R=W] [0x0030] [0x40]

MR2 configures System Operation Clock (SYS_CLK), Interrupt Activation, TCP & UDP Scan

Prevention, WOL (Wake On LAN) and Force ARP.

CLKSEL

IEN

NOTCPRST

UDPURB

WOL

FARP

R=W

Bit

Symbol

Description

CLKSEL

System Operation Clock(SYS_CLK) Select

When CLKLCKR (Clock Lock Register) is Unlock, this bit can only set.

(Ref 3.1.41 CLKLCKR (Clock Lock Register)

[WO] [0x0070] [0x00])

1 : 25MHz

0 : Depends on PHYCR1[PWDN]

SYS_CLK selected by PHCR1 configuration.

PHYCR1[PWDN]

SYS_CLK

100 MHz

W5100S Datasheet(PDF) 29 Page - WIZnet Co., Ltd

W5100S Datasheet(HTML) 29 Page - WIZnet Co., Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL