Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADF4377 Datasheet(PDF) 27 Page - Analog Devices

Part # ADF4377
Description  Microwave Wideband Synthesizer with Integrated VCO
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4377 Datasheet(HTML) 27 Page - Analog Devices

Back Button ADF4377 Datasheet HTML 23Page - Analog Devices ADF4377 Datasheet HTML 24Page - Analog Devices ADF4377 Datasheet HTML 25Page - Analog Devices ADF4377 Datasheet HTML 26Page - Analog Devices ADF4377 Datasheet HTML 27Page - Analog Devices ADF4377 Datasheet HTML 28Page - Analog Devices ADF4377 Datasheet HTML 29Page - Analog Devices ADF4377 Datasheet HTML 30Page - Analog Devices ADF4377 Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 79 page
background image
Data Sheet
ADF4377
THEORY OF OPERATION
analog.com
Rev. 0 | 27 of 79
Figure 70. VCO Calibration Dividers
Figure 71. VCO Calibration Block
To perform a VCO calibration, set up several registers as outlined in
the following procedure:
1. Set register bits based on the RCLK column in Table 22.
2. Set DCLK_DIV1 = 1. Set CAL_CT_SEL, DCLK_DIV2, and
DCLK_MODE to the values in Table 17. Record fDIV_RCLK for
later use.
3. Calculate and set the minimum values for the
SYNTH_LOCK_TIMEOUT bit fields, Bits[14:0], the
VCO_ALC_TIMEOUT bit fields, Bits[14:0], and the
VCO_BAND_DIV bits. Typical automatic VCO calibration times
are 3 ms to 9 ms when minimum values are chosen for these
parameters. Larger values produce longer VCO calibration
times.
SYNTH_LOCK_TIMEOUT ≥Ceiling
200 μs×fDIV_RCLK
(13)
VCO_ALC_TIMEOUT≥Ceiling
50 μs×fDIV_RCLK
(14)
VCO_BAND_DIV≥Ceiling
15 μs×fDIV_RCLK
16×2DCLK_MODE
(15)
4. Ensure that the ADC_CLK_DIV bits are set so that the desired
ADC clock frequency is <400 kHz.
ADC_CLK_DIV >Ceiling
fDIV_RCLK
400 kHz −2
4
(16)
5. Set the N_INT bit fields, Bits[11:0], CLKOUT_DIV bits, R_DIV
bits, and EN_RDBLR bits by programming REG0010 last. Any
write to REG0010 starts the VCO automatic calibration.
6. This is an optional step. Monitor the register bits, ADC_BUSY
and FSM_BUSY. The calibration is finished when ADC_BUSY
transitions from high to low, followed by FSM_BUSY transition-
ing from high to low.
7. After the VCO calibration is complete, disable calibration clocks
to limit unwanted spurious content by setting EN_DRCLK =
EN_DNCLK = EN_ADC_CLK = 0.
8. This is an optional step. Read back the VCO_CORE,
VCO_BAND, and VCO_BIAS bits, and then record the read-
back values. These values can be used to bypass calibration
and manually program the M_VCO_CORE, M_VCO_BAND,
and M_VCO_BIAS bits for a given device and frequency, as
described in the Fast Power-Up and Initialization, Manually
Programmed VCO Calibration Settings (Optional) section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com