56F8322 datasheet(85/136 Pages) FREESCALE

85 / 136 page

56F8322 Technical Data, Rev. 16

Freescale Semiconductor

Preliminary

6.5.4

Most Significant Half of JTAG ID (SIM_MSH_ID)

This read-only register displays the most significant half of the JTAG ID for the chip. This register reads

$01F4.

Figure 6-6 Most Significant Half of JTAG ID (SIM_MSH_ID)

6.5.5

Least Significant Half of JTAG ID (SIM_LSH_ID)

This read-only register displays the least significant half of the JTAG ID for the chip. This register reads

$001D.

Figure 6-7 Least Significant Half of JTAG ID (SIM_LSH_ID)

6.5.6

SIM Pull-up Disable Register (SIM_PUDR)

Most of the pins on the chip have on-chip pull-up resistors. Pins which can operate as GPIO can have these

resistors disabled via the GPIO function. Non-GPIO pins can have their pull-ups disabled by setting the

appropriate bit in this register. Disabling pull-ups is done on a peripheral-by-peripheral basis (for pins not

muxed with GPIO). Each bit in the register (see Figure 6-8) corresponds to a functional group of pins. See

Table 2-2 to identify which pins can deactivate the internal pull-up resistor.

Figure 6-8 SIM Pull-up Disable Register (SIM_PUDR)

6.5.6.1

Reserved—Bits 15–12

This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.

6.5.6.2

RESET—Bit 11

This bit controls the pull-up resistors on the RESET pin.

Base + $6

Read

Write

RESET

111

010

Base + $7

Read

Write

RESET

000

110

Base + $8

Read

RESET

IRQ

JTAG

Write

RESET

56F8322 Datasheet(PDF) 85 Page - Freescale Semiconductor, Inc

56F8322 Datasheet(HTML) 85 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL